SH7011 Datasheet, PDF (154/292 Pages) Renesas Technology Corp – CMOS single-chip microprocessors

Contention between TGR Write and Input Capture: If an input capture signal is issued in the
T₂ state of the TGR read cycle, input capture has priority, and TGR write does not occur (figure
8.43).
TGR write cycle
T₁
T₂
φ
Address
TGR address
Write signal
Input capture
signal
TCNT
M
TGR
M
Figure 8.43 TGR Write and Input Capture Contention
145