SDA9410-B13 Datasheet, PDF (54/179 Pages) Micronas – Display Processor and Scan Rate Converter using Embedded DRAM Technology Units

SDA9410
Preliminary Data Sheet
Application modes and memory concept
MEMOP
00
01
10
11
Memory operation mode
SRC-Mode (Sample Rate Conversion)
SSC-Mode (Split screen)
MUP-Mode (Multi picture)
not defined
Table 37 Definition of MEMOP
In SRC operation mode the capacity to store 2 fields of the luminance and chrominance
components of the master channel is supplied (4:1:1 or 4:2:0 format, I²C Bus parameter
CHRFORM/CHRFORS, 12h/34h).
CHRFORM
00
01
1X
Data format
4:1:1
4:2:0
reserved
CHRFORS
0
1
Data format
4:1:1
4:2:0
Table 38 Definition of CHRFORM/CHRFORS
The Figure 25 shows the differences between the 4:1:1, 4:2:2 and 4:2:0 data format.
54
Micronas