RG82845SL5YQ Datasheet, PDF(9/148 Page) Intel Corporation – Intel® 845 Chipset: 82845 Memory Controller Hub (MCH) for SDR

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

RG82845SL5YQ Datasheet, PDF (9/148 Pages) Intel Corporation – Intel® 845 Chipset: 82845 Memory Controller Hub (MCH) for SDR

◁

IntelÂ® 82845 MCH Features

! IntelÂ® PentiumÂ® 4 Processor (478 pin package)

Support

ï£§ Enhanced Mode Scaleable Bus Protocol

ï£§ 2x Address, 4x Data

ï£§ System Bus interrupt delivery

! Accelerated Graphics Port (AGP) Interface

ï£§ Supports a single AGP device (either a

connector or on the motherboard)

ï£§ Supports AGP 2.0 including 1x, 2x, and 4x

AGP data transfers and 2x/4x Fast Write

ï£§ 400 MHz system bus

protocol

ï£§ System Bus Dynamic Bus Inversion (DBI)

ï£§ Supports only 1.5 V AGP electrical

ï£§ 32-bit system bus addressing

characteristics

ï£§ 12 deep In-Order Queue

ï£§ 32 deep AGP request queue

ï£§ AGTL+ bus driver technology with

ï£§ Delayed transaction support for AGP-to-

integrated AGTL+ termination resistors

System Memory FRAME# semantic reads

! System Memory Support

! System Interrupt Support

ï£§ Directly supports one SDR SDRAM

ï£§ System bus interrupt delivery mechanism

channel, 64 bits wide (72 bits with ECC)

ï£§ Interrupts signaled as upstream memory

ï£§ 133 MHz Single Data Rate (SDR) SDRAM

writes from AGP/PCI

devices

ï£§ Supports peer MSI between hub interface

ï£§ 64 Mb, 128 Mb, 256 Mb and 512 Mb

and AGP

technologies for x8 and x16 devices

ï£§ Provides redirection for IPI and upstream

ï£§ By using 64 Mb technology, the smallest

interrupts to the system bus

memory capacity possible is 32 MB

! Power Management

ï£§ Configurable optional ECC operation (single ï£§ SMRAM space remapping to A0000h

bit Error Correction and multiple bit Error

Detection)

ï£§ Supports extended SMRAM space above

256 MB, additional TSEG from Top of

ï£§ Page sizes of 2 KB, 4 KB, 8 KB and 16 KB

Memory

(individually selected for every row)

ï£§ Thermal management

ï£§ SMRAM accesses from AGP or hub

interface are not supported

ï£§ Maximum of 3 Double-Sided DIMMs (6

ï£§ PC â99 suspend to DRAM support

rows populated) with unbuffered PC133

(with or without ECC)

ï£§ ACPI, Revision 1.0b compliant power

management

Note: Mixed mode, populating ECC and

ï£§ APM, Revision 1.2 compliant power

Non-ECC Memories simultaneously is not

management

supported.

ï£§ NT Hardware Design Guide, Version 1.0

ï£§ 3 GB Maximum using 512 Mb technology

compliant

ï£§ Supports up to 24 simultaneous open pages ! Package

ï£§ Maximum memory bandwidth of 1.067 GB/s ï£§ MCH: 593 pin FC-BGA (37.5 x 37.5 mm)

with PC133

! Hub Interface to IntelÂ® 82801BA ICH2

ï£§ 266 MB/s point-to-point hub interface to

ICH2

ï£§ 66 MHz base clock

ï£§ MSI interrupt messages, power management

state change, SMI, SCI and SERR error

indication

IntelÂ® 82845 MCH for SDR Datasheet

▷