RG82845SL5YQ Datasheet, PDF (74/148 Pages) Intel Corporation – Intel® 845 Chipset: 82845 Memory Controller Hub (MCH) for SDR

Register Description
R
3.5.34
MCHCFG—MCH Configuration Register (Device 0)
Offset:
Default:
Access:
Size:
C6–C7h
0000h
R/W, RO
16 bits
Bit
15:12
11
11:6
5
4:3
2
1
0
Description
Reserved.
System Memory Frequency Select. This bit must be programmed prior to memory
initialization.
0 = Reserved
1 = System Memory frequency is set to 133 MHz
Reserved.
MDA Present (MDAP)—R/W. This bit works with the VGA Enable bit in the BCTRL1 register
(device 1) to control the routing of host-initiated transactions targeting MDA compatible I/O and
memory address ranges. This bit should not be set when the VGA Enable bit is not set in either
device 1. If the VGA enable bit is set, then accesses to I/O address range x3BCh–x3BFh are
forwarded to the hub interface. MDA resources are defined as the following:
Memory: 0B0000h–0B7FFFh
I/O:
3B4h, 3B5h, 3B8h, 3B9h, 3BAh, 3BFh,
(including ISA address aliases, A[15:10] are not used in decode)
Any I/O reference that includes the I/O locations listed above, or their aliases, are forwarded to
the hub interface, even if the reference includes I/O locations not listed above.
Refer to the Chapter 4 for further information.
Reserved.
In-Order Queue Depth (IOQD)–RO. This bit reflects the value sampled on HA7# on the
deassertion of the CPURST#. It indicates the depth of the host bus in-order queue (i.e., level of
host bus pipelining).
0 = HA7# was sampled asserted (i.e., 0); the depth of the host bus in-order queue is set to 1
(i.e., no pipelining support on the host bus).
1 = HA7# was sampled 1 (i.e., undriven on the host bus); the depth of the host bus in-order
queue is configured to the maximum allowed by the host bus protocol (i.e., 12). Note that
the MCH has a 12 deep IOQ.
Note that HA7# is not driven by the MCH during CPURST#. If an IOQ size of 1 is desired, HA7#
must be driven low during CPURST# by an external source.
APIC Memory Range Disable (APICDIS)—R/W.
0 = The MCH sends cycles between 0_FEC0_0000 and 0_FEC7_FFFF to the hub interface.
1 = The MCH forwards accesses to the IOAPIC regions to the appropriate interface, as
specified by the memory and PCI configuration registers.
Reserved.
74
Intel^® 82845 MCH for SDR Datasheet