RG82845SL5YQ Datasheet, PDF (82/148 Pages) Intel Corporation – Intel® 845 Chipset: 82845 Memory Controller Hub (MCH) for SDR

Register Description
R
3.6.3
PCICMD1—PCI-PCI Command Register (Device 1)
Address Offset:
Default:
Access:
Size
04–05h
0000h
RO, R/W
16 bits
Bit
15:10
9
8
7
6
5
4
3
2
1
0
Descriptions
Reserved.
Fast Back-to-Back (FB2B)—RO. Not Implemented; Hardwired to 0.
SERR Message Enable (SERRE1)—R/W. This bit is a global enable bit for Device 1 SERR
messaging. The MCH does not have an SERR# signal. The MCH communicates the SERR#
condition by sending an SERR message to the ICH2.
0 = Disable. SERR message is not generated by the MCH for Device 1.
1 = Enable. MCH is enabled to generate SERR messages over the hub interface for specific
Device 1 error conditions that are individually enabled in the BCTRL register. The error
status is reported in the PCISTS1 register.
NOTE: This bit only controls SERR messaging for the Device 1. Device 0 has its own SERRE
bit to control error reporting for error conditions occurring on Device 0.
Address/Data Stepping (ADSTEP)—RO. Not Implemented; Hardwired to 0.
Parity Error Enable (PERRE1)—RO. Not Implemented; Hardwired to 0.
Reserved.
Memory Write and Invalidate Enable (MWIE)—RO. Not Implemented; Hardwired to 0.
Special Cycle Enable (SCE)—RO. Not Implemented; Hardwired to 0.
Bus Master Enable (BME1)—R/W. This bit is not functional. It is a R/W bit for compatibility
with compliance testing software.
Memory Access Enable (MAE1)—R/W.
0 = Disable. All of Device 1’s memory space is disabled.
1 = Enable. The Memory and Prefetchable memory address ranges defined in the MBASE1,
MLIMIT1, PMBASE1, and PMLIMIT1 registers are enabled.
I/O Access Enable (IOAE1)—R/W.
0 = Disable. All of device 1’s I/O space is disabled.
1 = Enable. This bit must be set to1 to enable the I/O address range defined in the IOBASE1,
and IOLIMIT1 registers.
82
Intel^® 82845 MCH for SDR Datasheet