CN8478 Datasheet, PDF (45/221 Pages) Conexant Systems, Inc – Multichannel Synchronous Communications Controller (MUSYCC)

CN8478/CN8474A/CN8472A/CN8471A
Multichannel Synchronous Communications Controller (MUSYCC™)
2.0 Host Interface
2.2 PCI Configuration Registers
2.2 PCI Configuration Registers
2.2.1 Function 0 Network Controller—PCI Master and Slave
Register 0, Address 00h
MUSYCC provides the necessary configuration space for a PCI bus controller to
query and configure MUSYCC’s PCI interface. PCI configuration space consists
of a device-independent header region (64 bytes) and a device-dependent header
region (192 bytes). MUSYCC provides the device-independent header section
only. Access to the device-dependent header region results in 0s being read, with
no effect on writes.
There are three types of registers available in MUSYCC:
1. Read-Only (RO): Returns a fixed bit pattern if the register is used, or a 0 if
the register is unused or reserved.
2. Read-Resettable (RR): Can be reset to 0 by writing a 1 to the register.
3. Read/Write (RW): Retains the value last written to it.
MUSYCC’s Function 0 PCI Configuration Space has 16 dword registers.
Tables 2-3 through 2-9 define these registers.
Table 2-3. Register 0, Address 00h
Bit
Field
Name
Reset
Value
31:16 _{Device ID}⁽¹⁾
847xh
15:0 _{Vendor ID}⁽¹⁾
14F1h
NOTE(S):
(1) _{Registers shared between Function 0 and 1.}
Type
RO
RO
Description
This unique device identification is assigned by the
manufacturer. This field always returns the value 847xh where x
can be 1, 2, 4, or 8 depending on the 32, 64, 128, or 256 channel
version of the device, respectively.
The unique vendor identification assigned to the manufacturer.
This field always returns the value 14F1h.
100660E
Conexant
2-7