SM320F2808-EP Datasheet, PDF (94/118 Pages) Texas Instruments – Digital Signal Processors

SM320F2808-EP, SM320F2806-EP
SM320F2801-EP
Digital Signal Processors
SGLS316A – MARCH 2006 – REVISED FEBRUARY 2007
www.ti.com
6.8.4 Low-Power Mode Wakeup Timing
Table 6-14 shows the timing requirements, Table 6-15 shows the switching characteristics, and
Figure 6-12 shows the timing diagram for IDLE mode.
Table 6-14. IDLE Mode Timing Requirements⁽¹⁾
t_w(WAKE-INT) Pulse duration, external wake-up signal
Without input qualifier
With input qualifier
(1) For an explanation of the input qualifier parameters, see Table 6-13.
MIN
2t_c(SCO)
5t_c(SCO) + t_w(IQSW)
NOM
MAX
UNIT
cycles
Table 6-15. IDLE Mode Switching Characteristics⁽¹⁾
PARAMETER
TEST CONDITIONS
MIN TYP
MAX UNIT
Delay time, external wake signal to
program execution resume ⁽²⁾
• Wake-up from Flash
– Flash module in active state
t_{d(WAKE-IDLE) • Wake-up from Flash}
– Flash module in sleep state
• Wake-up from SARAM
Without input qualifier
With input qualifier
Without input qualifier
With input qualifier
Without input qualifier
With input qualifier
20t_c(SCO)
20t_c(SCO) + t_w(IQSW)
1050t_c(SCO)
1050t_c(SCO) + t_w(IQSW)
20t_c(SCO)
20t_c(SCO) + t_w(IQSW)
cycles
cycles
cycles
(1) For an explanation of the input qualifier parameters, see Table 6-13.
(2) This is the time taken to begin execution of the instruction that immediately follows the IDLE instruction. execution of an ISR (triggered
by the wake up) signal involves additional latency.
Addres/Data
(internal)
t_{d(WAKE−IDLE)}
XCLKOUT
WAKE INT^(A)
t_{w(WAKE−INT)}
A. WAKE INT can be any enabled interrupt, WDINT, XNMI, or XRS.
Figure 6-12. IDLE Entry and Exit Timing
Table 6-16. STANDBY Mode Timing Requirements
TEST CONDITIONS
t_w(WAKE-
INT)
Pulse duration, external
wake-up signal
Without input qualification
With input qualification⁽¹⁾
(1) QUALSTDBY is a 6-bit field in the LPMCR0 register.
MIN
3t_c(OSCCLK)
(2 + QUALSTDBY) * t_c(OSCCLK)
NOM MAX UNIT
cycles
94
Electrical Specifications
Submit Documentation Feedback