SMJ320C6203 Datasheet, PDF (60/81 Pages) Texas Instruments – FIXED POINT SIGNAL PROCESSOR

SMJ320C6203
FIXEDĆPOINT DIGITAL SIGNAL PROCESSOR
SGUS033 – FEBRUARY 2002
EXPANSION BUS ASYNCHRONOUS PERIPHERAL TIMING (CONTINUED)
CLKOUT1
XCEx
XBE[3:0]/
XA[5:2]^†
XD[31:0]
Setup = 2 Strobe = 3 Hold = 2
12
13
12
13
12
13
XOE
XRE
15
16
14
XWE/XWAIT^‡
XRDY^§
† _{XBE[3:0]/XA[5:2] operate as address signals XA[5:2] during expansion bus asynchronous peripheral accesses.}
‡ _{XWE/XWAIT operates as the write-enable signal XWE during expansion bus asynchronous peripheral accesses.}
§ _{XRDY operates as active-high ready input during expansion bus asynchronous peripheral accesses.}
Figure 35. Expansion Bus Asynchronous Peripheral Write Timing (XRDY Not Used)
CLKOUT1
XCEx
XBE[3:0]/
XA[5:2]^†
XD[31:0]
Setup = 2 Strobe = 3
12
12
12
Not Ready
Hold = 2
13
13
13
XOE
XRE
17
18
19
XWE/XWAIT^‡
11
XRDY^§
† _{XBE[3:0]/XA[5:2] operate as address signals XA[5:2] during expansion bus asynchronous peripheral accesses.}
‡ _{XWE/XWAIT operates as the write-enable signal XWE during expansion bus asynchronous peripheral accesses.}
§ _{XRDY operates as active-high ready input during expansion bus asynchronous peripheral accesses.}
Figure 36. Expansion Bus Asynchronous Peripheral Write Timing (XRDY Used)
60
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251–1443