English
Language : 

MC908MR16CFUE Datasheet, PDF (151/282 Pages) Freescale Semiconductor, Inc – On-chip programming firmware for use with host personal computer, Clock generator module (CGM)
Control Logic Block
FMODE4 —Fault Mode Selection for Fault Pin 4 Bit (automatic versus manual mode)
This read/write bit allows the user to select between automatic and manual mode faults. For further
descriptions of each mode, see 12.6 Fault Protection.
1 = Automatic mode
0 = Manual mode
FINT3 — Fault 3 Interrupt Enable Bit
This read/write bit allows the CPU interrupt caused by faults on fault pin 3 to be enabled. The fault
protection circuitry is independent of this bit and will always be active. If a fault is detected, the PWM
pins will still be disabled according to the disable mapping register.
1 = Fault pin 3 will cause CPU interrupts.
0 = Fault pin 3 will not cause CPU interrupts.
FMODE3 —Fault Mode Selection for Fault Pin 3 Bit (automatic versus manual mode)
This read/write bit allows the user to select between automatic and manual mode faults. For further
descriptions of each mode, see 12.6 Fault Protection.
1 = Automatic mode
0 = Manual mode
FINT2 — Fault 2 Interrupt Enable Bit
This read/write bit allows the CPU interrupt caused by faults on fault pin 2 to be enabled. The fault
protection circuitry is independent of this bit and will always be active. If a fault is detected, the PWM
pins will still be disabled according to the disable mapping register.
1 = Fault pin 2 will cause CPU interrupts.
0 = Fault pin 2 will not cause CPU interrupts.
FMODE2 —Fault Mode Selection for Fault Pin 2 Bit
(automatic versus manual mode)
This read/write bit allows the user to select between automatic and manual mode faults. For further
descriptions of each mode, see 12.6 Fault Protection.
1 = Automatic mode
0 = Manual mode
FINT1 — Fault 1 Interrupt Enable Bit
This read/write bit allows the CPU interrupt caused by faults on fault pin 1 to be enabled. The fault
protection circuitry is independent of this bit and will always be active. If a fault is detected, the PWM
pins will still be disabled according to the disable mapping register.
1 = Fault pin 1 will cause CPU interrupts.
0 = Fault pin 1 will not cause CPU interrupts.
FMODE1 —Fault Mode Selection for Fault Pin 1 Bit (automatic versus manual mode)
This read/write bit allows the user to select between automatic and manual mode faults. For further
descriptions of each mode, see 12.6 Fault Protection.
1 = Automatic mode
0 = Manual mode
MC68HC908MR32 • MC68HC908MR16 Data Sheet, Rev. 6.1
Freescale Semiconductor
151