|
AK4671_10 Datasheet, PDF (97/166 Pages) Asahi Kasei Microsystems – Stereo CODEC with MIC/RCV/HP-AMP | |||
|
◁ |
[AK4671]
â Full-differential Mono Line Output (LOP/LON pins)
When LODIF bit = â1â, LOUT3/ROUT3 pins become LOP/LON pins, respectively. Lch/Rch signal of DAC or
LIN1/RIN1/LIN2/RIN2/LIN3/RIN3/LIN4/RIN4 is output from the LOP/LON pins which is full-differential as (L+R)
signal. The load impedance is 10kΩ (min) for LOP and LON pins, respectively. When the PMLO3 = PMRO3 bits = â0â,
the mono line output enters power-down mode and the output is pulled-down to VSS1. When the PMLO3 = PMRO3 bits
= â1â and LOPS3 bit = â1â, mono line output enters power-save mode. Pop noise at power-up/down can be reduced by
changing PMLO3 and PMRO3 bits at LOPS3 bit = â0â. When PMLO3 = PMRO3 bits = â1â and LOPS3 bit = â0â, mono
line output enters in normal operation. L3VL1-0 bits set the volume of mono line output.
L3VL1-0
Attenuation
3H
+9dB
2H
+6dB
(default)
1H
+3dB
0H
0dB
Table 74. Mono Line Output Gain Setting
LOPS3
0
1
PMLO3/RO3
Mode
LOUT3 pin
0
Power-down
Pull-down to VSS1
1
Normal Operation
Normal Operation
0
Power-save
Fall down to VSS1
1
Power-save
Rise up to VCOM
Table 75. Mono Line Output Mode Setting
(default)
<Full-differential Mono Line Output Control Sequence (in case of using Pop Noise Reduction
Circuit)>
(2)
P M L O 3 b it
P M R O 3 bit
(1)
(3 )
L O P S 3 b it
(5)
(4)
(6)
L O P , L O N p ins
N orm a l O u tp ut
⥠300 m s
⥠300 m s
Figure 79. Mono Line Output 3 Control Sequence (in case of using Pop Noise Reduction Circuit)
(1) Set LOPS3 bit = â1â. Mono line output enters the power-save mode.
(2) Set PMLO3 = PMRO3 bits = â1â. Mono line output exits the power-down mode.
LOP and LON pins rise up to VCOM voltage. Rise time is 200ms (max 300ms) at C=1μF and AVDD=3.3V.
(3) Set LOPS3 bit = â0â after LOP and LON pins rise up. Mono line output exits the power-save mode.
Mono line output is enabled.
(4) Set LOPS3 bit = â1â. Mono line output enters power-save mode.
(5) Set PMLO3 = PMRO3 bits = â0â. Mono line output enters power-down mode.
LOP and LON pins fall down to VSS1. Fall time is 200ms (max 300ms) at C=1μF and AVDD=3.3V.
(6) Set LOPS3 bit = â0â after LOP and LON pins fall down. Mono line output exits the power-save mode.
MS0666-E-02
- 97 -
2010/06
|
▷ |