|
AK4671_10 Datasheet, PDF (122/166 Pages) Asahi Kasei Microsystems – Stereo CODEC with MIC/RCV/HP-AMP | |||
|
◁ |
[AK4671]
Addr
03H
Register Name
Format Select
R/W
Default
D7
D6
0
0
RD
RD
0
0
D5
D4
D3
D2
D1
D0
0
SDOD MSBS BCKP
DIF1
DIF0
RD
R/W R/W
R/W
R/W
R/W
0
0
0
0
1
0
DIF1-0: Audio Interface Format (Table 16)
Default: â10â (Left jutified)
BCKP: BICK Polarity at DSP Mode (Table 17)
â0â: SDTO is output by the rising edge (âââ) of BICK and SDTI is latched by the falling edge (âââ). (default)
â1â: SDTO is output by the falling edge (âââ) of BICK and SDTI is latched by the rising edge (âââ).
MSBS: LRCK Phase at DSP Mode (Table 17)
â0â: The rising edge (âââ) of LRCK is half clock of BICK before the channel change. (default)
â1â: The rising edge (âââ) of LRCK is one clock of BICK before the channel change.
SDOD: SDTO Disable (Table 47)
â0â: Enable (default)
â1â: Disable (âLâ)
Addr
04H
Register Name
MIC Signal Select
R/W
Default
D7
MDIF4
R/W
0
D6
MDIF3
R/W
0
D5
MDIF2
R/W
0
D4
MDIF1
R/W
0
D3
INR1
R/W
0
INL1-0: MIC-Amp Lch Input Source Select (Table 18)
Default: â00â (LIN1)
INR1-0: MIC-Amp Rch Input Source Select (Table 18)
Default: â00â (RIN1)
MDIF1: Line1 Input Type Select
0: Single-ended input (LIN1/RIN1 pins: default)
1: Full-differential input (IN1+/IN1â pins)
MDIF2: Line2 Input Type Select
0: Single-ended input (LIN2/RIN2 pins: default)
1: Full-differential input (IN2+/IN2â pins)
MDIF3: Line3 Input Type Select
0: Single-ended input (LIN3/RIN3 pins: default)
1: Full-differential input (IN3+/IN3â pins)
MDIF4: Line4 Input Type Select
0: Single-ended input (LIN4/RIN4 pins: default)
1: Full-differential input (IN4+/IN4â pins)
D2
INR0
R/W
0
D1
INL1
R/W
0
D0
INL0
R/W
0
MS0666-E-02
- 122 -
2010/06
|
▷ |