|
AK4671_10 Datasheet, PDF (93/166 Pages) Asahi Kasei Microsystems – Stereo CODEC with MIC/RCV/HP-AMP | |||
|
◁ |
[AK4671]
â Stereo Line Output 3 (LOUT3/ROUT3 pins)
When DACSL and DACSR bits are â1â, Lch/Rch signal of DAC is output from the LOUT3/ROUT3 pins which is
single-ended. When DACSL and DACSR bits are â0â, output signal is muted and LOUT3/ROUT3 pins output VCOM
voltage. The load impedance is 10kΩ (min.). When the PMLO3=PMRO3=LOPS3 bits = â0â, LOUT3/ROUT3 enters
power-down mode and the output is pulled-down to VSS1 by 100kΩ(typ). When the LOPS3 bit is â1â, LOUT3/ROUT3
enters power-save mode. Pop noise at power-up/down can be reduced by changing PMLO3 and PMRO3 bits at LOPS3
bit = â1â. In this case, output signal line should be pulled-down to VSS1 by 20kΩ after AC coupled as Figure 75. Rise/Fall
time is 300ms(max) at C=1μF and AVDD=3.3V. When PMLO3=PMRO3 bits = â1â and LOPS3 bit = â0â,
LOUT3/ROUT3 is in normal operation.
L3VL3-0 bits control the volume of LOUT3/ROUT3.
When LOM3 bit = â1â, DAC output signal is output to LOUT3 and ROUT3 pins as (L+R) mono signal.
When LOOPM3 bit = â1â, the MIC-Amp signal is output to LOUT3 and ROUT3 pins as (L+R) mono signal.
LOPS3
0
1
PMLO3
Mode
LOUT3 pin
0
Power-down
Pull-down to VSS1
1
Normal Operation
Normal Operation
0
Power-save
Fall down to VSS1
1
Power-save
Rise up to VCOM
Table 71. Stereo Line Output Mode Select (LOUT3)
(default)
LOPS3
0
1
PMRO3
Mode
ROUT3 pin
0
Power-down
Pull-down to VSS1
1
Normal Operation
Normal Operation
0
Power-save
Fall down to VSS1
1
Power-save
Rise up to VCOM
Table 72. Stereo Line Output Mode Select (ROUT3)
(default)
L3VL1
L3VL0
Attenuation
1
1
+3dB
1
0
0dB
(default)
0
1
â3dB
0
0
â6dB
Table 73. Stereo Line Output Volume Setting
LOUT3 1μF
ROUT3
220Ω
20kΩ
Figure 75. External Circuit for Stereo Line Output (in case of using Pop Noise Reduction Circuit)
MS0666-E-02
- 93 -
2010/06
|
▷ |