|
AK4671_10 Datasheet, PDF (45/166 Pages) Asahi Kasei Microsystems – Stereo CODEC with MIC/RCV/HP-AMP | |||
|
◁ |
[AK4671]
When PLL reference clock input is LRCK or BICK pin, the sampling frequency is selected by FS3-2 bits (Table 6).
Mode FS3 bit FS2 bit
FS1 bit
FS0 bit Sampling Frequency Range
0
0
0
x
x
8kHz ⤠fs ⤠12kHz
1
0
1
x
x
12kHz < fs ⤠24kHz
2
1
x
x
x
24kHz < fs ⤠48kHz
(default)
Others
Others
N/A
(x: Donât care, N/A: Not available)
Table 6. Setting of Sampling Frequency at PMPLL bit = â1â (Reference Clock = LRCK or BICK pin)
â PLL Unlock State
1) PLL Master Mode (PMPLL bit = â1â, M/S bit = â1â)
In this mode, LRCK and BICK pins go to âLâ and irregular frequency clock is output from the MCKO pin at MCKO bit
is â1â before the PLL goes to lock state after PMPLL bit = â0â Ã â1â. If MCKO bit is â0â, the MCKO pin changes to âLâ
(Table 7).
After the PLL is locked, a first period of LRCK and BICK may be invalid clock, but these clocks return to normal state
after a period of 1/fs.
When sampling frequency is changed, BICK and LRCK pins do not output irregular frequency clocks but go to âLâ by
setting PMPLL bit to â0â.
PLL State
After that PMPLL bit â0â Ã â1â
MCKO pin
MCKO bit = â0â MCKO bit = â1â
âLâ Output
Invalid
BICK pin
âLâ Output
PLL Unlock (except above case)
âLâ Output
Invalid
Invalid
PLL Lock
âLâ Output
See Table 9
See Table 10
Table 7. Clock Operation at PLL Master Mode (PMPLL bit = â1â, M/S bit = â1â)
LRCK pin
âLâ Output
Invalid
1fs Output
2) PLL Slave Mode (PMPLL bit = â1â, M/S bit = â0â)
In this mode, an invalid clock is output from the MCKO pin before the PLL goes to lock state after PMPLL bit = â0â Ã
â1â. After that, the clock selected by Table 9 is output from the MCKO pin when PLL is locked. ADC and DAC output
invalid data when the PLL is unlocked. For DAC, the output signal should be muted by writing â0â to DACL and DACH
bits.
PLL State
After that PMPLL bit â0â Ã â1â
MCKO pin
MCKO bit = â0â MCKO bit = â1â
âLâ Output
Invalid
PLL Unlock
âLâ Output
Invalid
PLL Lock
âLâ Output
Output
Table 8. Clock Operation at PLL Slave Mode (PMPLL bit = â0â, M/S bit = â0â)
MS0666-E-02
- 45 -
2010/06
|
▷ |