Z8S18020VSG Datasheet, PDF (56/71 Pages) Zilog, Inc. – Two Chain-Linked DMA Channels

<5<.
'PJCPEGF < /KETQRTQEGUUQT
ZiLOG
&/# /'/14; #&&4'55 4')+56'4 %*#00'. 
The DMA Memory Address Register Channel 1 specifies
the physical memory address for channel 1 transfers. The
address may be a destination or a source memory location.
The register contains 20 bits and may specify up to 1024 KB
memory addresses.
&/# /GOQT[ #FFTGUU 4GIKUVGT %JCPPGN *
/PGOQPKE /#4*
#FFTGUU *
&/# /GOQT[ #FFTGUU 4GIKUVGT %JCPPGN .
/PGOQPKE /#4.
#FFTGUU *
(KIWTG  &/# /GOQT[ #FFTGUU 4GIKUVGT
%JCPPGN *
(KIWTG  &/# /GOQT[ #FFTGUU 4GIKUVGT
%JCPPGN .
&/# /GOQT[ #FFTGUU 4GIKUVGT %JCPPGN $
/PGOQPKE /#4$
#FFTGUU #*
# #
4GUGTXGF
(KIWTG  &/# /GOQT[ #FFTGUU 4GIKUVGT
%JCPPGN $

24'.+/+0#4;
&5</2