Z8S18020VSG Datasheet, PDF (15/71 Pages) Zilog, Inc. – Two Chain-Linked DMA Channels

ZiLOG
<5<.
'PJCPEGF < /KETQRTQEGUUQT
4GUGV
6KOGT &CVC
4GIKUVGT
6KOGT
9TKVG
&CVC 4GIKUVGT
*


V


φ
 φ  φ  φ  φ  φ  φ  φ  φ  φ
((((* * * * * * * * * * *
6KOGT 4GNQCF
4GIKUVGT
6&' (NCI
6KOGT 4GNQCF 4GIKUVGT 9TKVG *
((((* *
9TKVG  VQ 6&'
4GNQCF
4GNQCF
6+( (NCI
6KOGT &CVC 4GIKUVGT 4GCF
6KOGT %QPVTQN 4GSWGUVQT 4GCF
(KIWTG  6KOGT +PKVKCNK\CVKQP %QWPV &QYP CPF 4GNQCF 6KOKPI
6KOGT &CVC 6KOGT &CVC
4GI  * 4GI  *
2*+
6_IUT
(KIWTG  6KOGT 1WVRWV 6KOKPI
%NQEMGF 5GTKCN +1 %5+1 The CSI/O channel provides
a half-duplex serial transmitter and receiver. This channel
can be used for simple high-speed data connection to an-
other microprocessor or microcomputer. 64&4 is used for
both CSI/O transmission and reception. Thus, the system
design must ensure that the constraints of half-duplex op-
eration are met (Transmit and Receive operation cannot oc-
cur simultaneously). For example, if a CSI/O transmission
is attempted while the CSI/O is receiving data, a CSI/O does
not work.
0QVG 64&4 is not buffered. Performing a CSI/O transmit
while the previous transmission is still in progress causes
the data to be immediately updated and corrupts the
transmit operation. Similarly, reading 64&4 while a
transmit or receive is in progress should be avoided.
&5</2
24'.+/+0#4;