TLK10081 Datasheet, PDF (56/62 Pages) Texas Instruments – 10Gbps 1-8 CHANNEL MULTI-RATE SERIAL LINK AGGREGATOR

TLK10081
SLLSEE9 – NOVEMBER 2013
7.10 MDIO Timing Requirements
over recommended operating conditions (unless otherwise noted)
PARAMETER
TEST CONDITIONS
t_period
t_setup
t_hold
T_valid
MDC period
MDIO setup to ↑ MDC
MDIO hold to ↑ MDC
MDIO valid from MDC ↑
See Figure 7-4
MDC
t_PERIOD
t_SETUP
t_HOLD
MDIO
Figure 7-4. MDIO Read/Write Timing
7.11 JTAG Timing Requirements
over recommended operating conditions (unless otherwise noted)
PARAMETER
TEST CONDITIONS
T_PERIOD
T_SETUP
T_HOLD
T_VALID
TCK period
TDI/TMS/TRST_N setup to ↑ TCK
TDI/TMS/TRST_N hold from ↑ TCK
TDO delay from TCK Falling
See Figure 7-5
TCK
TDI/TMS/
TRST_N
t_PERIOD
t_SETUP
t_HOLD
TDO
t_VALID
Figure 7-5. JTAG Timing
www.ti.com
MIN TYP MAX UNIT
100
ns
10
ns
10
ns
0
40 ns
MIN
66.67
3
5
0
TYP MAX UNIT
ns
ns
ns
10 ns
56
ELECTRICAL CHARACTERISTICS
Submit Documentation Feedback
Product Folder Links: TLK10081
Copyright © 2013, Texas Instruments Incorporated