TLK10081 Datasheet, PDF (39/62 Pages) Texas Instruments – 10Gbps 1-8 CHANNEL MULTI-RATE SERIAL LINK AGGREGATOR

TLK10081
www.ti.com
SLLSEE9 – NOVEMBER 2013
Table 6-30. CLK_CONTROL
Register Address:0x15 SPACER Default:0x0280
Bit(s)
Name
Description
15:10
RESERVED
For TI use only. Always reads 0.
9
CLKOUT_EN
Output clock enable.
0 = Holds CLKOUTx_P/N output to a fixed value.
1 = Allows CLKOUTx_P/N output to toggle normally (Default 1’b1)
8
CLKOUT_POWERDOWN 0 = Normal operation (Default 1’b0)
1 = Enable CLKOUTx_P/N Power Down.
7:4
CLKOUT_DIV[3:0]
Output clock divide setting. This value is used to divide selected clock (Selected
using CLKOUT_SEL) before giving it out onto respective channel CLKOUTx_P/N.
0000 = Divide by 1
0001 = RESERVED
0010 = RESERVED
0011 = RESERVED
0100 = Divide by 2
0101 = RESERVED
0110 = RESERVED
0111 = RESERVED
1000 = Divide by 4 (Default 4’b1000)
1001 = Divide by 8
1010 = Divide by 16
1011 = RESERVED
1100 = Divide by 5
1101 = Divide by 10
1110 = Divide by 20
1111 = Divide by 25
3:0
CLKOUT_SEL[3:0]
Output clock select. Selected Recovered clock sent out on CLKOUTxP/N pins
(Default 4’b0000)
00x0 = Selects Macro A HS recovered byte clock as output clock
00x1 = Selects Macro A HS transmit byte clock as output clock
010x = Selects Macro A HSRX VCO divide by 4 clock as output clock
0110 = Selects Lane 0-3 LS recovered byte clock as output clock
0111 = Selects Lane 0-3 LS transmit byte clock as output clock
10x0 = Selects Macro B HS recovered byte clock as output clock
10x1 = Selects Macro B HS transmit byte clock as output clock
110x = Selects Macro B HSRX VCO divide by 4 clock as output clock
1110 = Selects Lane 4-7 LS recovered byte clock as output clock
1111 = Selects Lane 4-7 LS transmit byte clock as output clock
Access
RW
RW
RW
RW
RW
Table 6-31. SKEW_CONFIG_CONTROL
Register Address:0x16 SPACER Default:0x0000
Bit(s)
Name
Description
14:12
RX1_SKEW_CONFIG[2:0]
Skew config for lanes 4-7 on receive path (Default 3’b000)
000 - No Skew
001 - Align lanes 4,5
010 - Align lanes 4,5,6
X11- Align lanes 4,5,6,7
100 - Align lanes 6,7
101 - Align lanes 4,5 and 6,7
110 - Reserved
10:8
TX1_SKEW_CONFIG[2:0] Skew config for lanes 4-7 on transmit path (Default 3’b000)
000 - No Skew
001 - Align lanes 4,5
010 - Align lanes 4,5,6
X11- Align lanes 4,5,6,7
100 - Align lanes 6,7
101 - Align lanes 4,5 and 6,7
110 - Reserved
Access
RW
RW
Copyright © 2013, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TLK10081
PROGRAMMERS REFERENCE
39