TLK10081 Datasheet, PDF (13/62 Pages) Texas Instruments – 10Gbps 1-8 CHANNEL MULTI-RATE SERIAL LINK AGGREGATOR

TLK10081
www.ti.com
SLLSEE9 – NOVEMBER 2013
3.3 Lane Ordering
When multiple serial data links are multiplexed into a single physical link, special provisions need to be
taken in order for the original lane assignments to be recovered at the far end of the link. The TLK10081
provides several methods to accomplish this.
3.3.1 Reserved Lane Marker Characters
If the data to be aggregated can be deserialized into 10-bit words, then it is possible to identify certain
reserved codes that can be used to keep track of lane assignments. In the TX direction, the TLK10081
can be configured to identify a programmable “search” character (one that is expected to occur in the data
stream) and replace it with another programmable “replace” character (one that is not expected to occur in
the data stream). In the RX direction, the device can search for this reserved code in the high speed data
it is receiving and use the position of the code in the aggregated data stream to determine the correct lane
assignments. This code can then be replaced with another programmable character before being output
on the low speed side. This allows for the lane marking process to be transparent to systems interfacing to
the TLK10081’s low speed side.
3.3.2 Training Sequence
If it not possible to define reserved lane marking codes (for example, if the low-speed serial data does not
have 10-bit delineation or unused codes), then it is possible to configure the TLK10081 so that lane
ordering is determined at link start-up (prior to normal data transmission). This is accomplished via a
training sequence sent over the high speed link from the transmitting device to the receiving device. Once
the receiver has detected the training sequence and has determined lane ordering (as indicated through
MDIO registers), then the transmitter can transition into normal operation.
3.3.3 Manual Lane Rotation
If the application allows for lane ordering to be determined at a system level instead, the TLK10081
provides a manual method for cycling through the possible lane order rotations. If manual rotation is used,
then the device will iterate through different rotations as controlled by either MDIO registers or the
RXCTRL pins.
3.3.4 Reserved Lane
If fewer than eight low speed lanes are required by the application, one lane can be used to continuously
send lane ordering information. This allows for continual monitoring of lane ordering so that the
assignments can be quickly re-established in the event of a link disruption.
Copyright © 2013, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TLK10081
FUNCTIONAL DESCRIPTION
13