DS125DF1610 Datasheet, PDF (56/81 Pages) Texas Instruments – 9.8 to 12.5 Gbps 16-Channel Retimer

DS125DF1610
SNLS482A – APRIL 2014 – REVISED DECEMBER 2015
Address
(Hex)
Bits
6F
7
Default
Value
(Hex)
0
Table 17. Channel Registers, 5A to 9B (continued)
Mode
RW
EEPROM Field Name
Y
EN_LOW_DIVSEL_EQ
6:5
0
RW
Y
RESERVED
4:0
0
RW
N
RESERVED
70
7:4
0
RW
N
RESERVED
3
0
RW
Y
RESERVED
2
0
RW
Y
EQ_LB_CNT2
1
1
RW
Y
EQ_LB_CNT1
0
1
RW
Y
EQ_LB_CNT0
71
7
0
R
N
PRBS_INT
6
0
R
N
K28P5_6466_COND_MET_INT
5
0
R
N
DFE_POL_1_OBS
4
0
R
N
DFE_WT1_OBS4
3
0
R
N
DFE_WT1_OBS3
2
0
R
N
DFE_WT1_OBS2
1
0
R
N
DFE_WT1_OBS1
0
0
R
N
DFE_WT1_OBS0
72
7:5
0
RW
N
RESERVED
4
0
R
N
DFE_POL_2_OBS
3
0
R
N
DFE_WT2_OBS3
2
0
R
N
DFE_WT2_OBS2
1
0
R
N
DFE_WT2_OBS1
0
0
R
N
DFE_WT2_OBS0
73
7:5
0
RW
N
RESERVED
4
0
R
N
DFE_POL_3_OBS
3
0
R
N
DFE_WT3_OBS3
2
0
R
N
DFE_WT3_OBS2
1
0
R
N
DFE_WT3_OBS1
0
0
R
N
DFE_WT3_OBS0
74
7:5
0
RW
N
RESERVED
4
0
R
N
DFE_POL_4_OBS
3
0
R
N
DFE_WT4_OBS3
2
0
R
N
DFE_WT4_OBS2
1
0
R
N
DFE_WT4_OBS1
0
0
R
N
DFE_WT4_OBS0
www.ti.com
Description
1: EQ adaption will be
performed for all divider
settings
0: EQ adaption will only be
performed for dividers of 1
and 2
CTLE look beyond count for
adaption.
1: Indicates that a PRBS
error has been detected.
Requires the PRBS checker
to be properly configured.
This bit will stay set until it
has been cleared by being
read.
This bit will clear after reading
This feature is reserved for
future use.
Primary observation point for
DFE tap 1 polarity
Primary observation point for
DFE tap 1 weight
Primary observation point for
DFE tap 2 polarity
Primary observation point for
DFE tap 2 weight
Primary observation point for
DFE tap 3 polarity
Primary observation point for
DFE tap 3 weight
Primary observation point for
DFE tap 4 polarity
Primary observation point for
DFE tap 4 weight
56
Submit Documentation Feedback
Copyright © 2014–2015, Texas Instruments Incorporated
Product Folder Links: DS125DF1610