M16C6N4 Datasheet, PDF (50/406 Pages) Renesas Technology Corp – 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/60 SERIES

Under development
This document is under development and its contents are subject to change.
M16C/6N Group (M16C/6N4)
5. Reset
VCC
XIN
RESET
td(P-R) More than
20 cycles
are needed
BCLK
Microprocessor
mode BYTE = H
Address
RD
WR
CS0
Microprocessor
mode BYTE = L
Address
RD
WR
CS0
Single-chip
mode
Address
BCLK 28cycles
FFFFCh
FFFFDh
FFFFEh
Content of reset vector
FFFFCh
FFFFEh
Content of reset vector
FFFFCh
Content of reset vector
FFFFEh
Figure 5.2 Reset Sequence
____________
Table 5.1 Pin Status When RESET Pin Level is “L”
Pin Name
CNVSS = VSS
Status
CNVSS = VCC ⁽¹⁾
BYTE = VSS
BYTE = VCC
P0
Input port
Data input
Data input
P1
Input port
Data input
Input port
P2, P3, P4_0 to P4_3 Input port
P4_4
Input port
P4_5 to P4_7
Input port
P5_0
Input port
P5_1
Input port
P5_2
Input port
Address output (undefined)
______
CS0 output (“H” is output)
Input port (Pulled high)
______
WR output (“H” is output)
________
BHE output (undefined)
______
RD output (“H” is output)
Address output (undefined)
______
CS0 output (“H” is output)
Input port (Pulled high)
______
WR output (“H” is output)
________
BHE output (undefined)
______
RD output (“H” is output)
P5_3
P5_4
P5_5
P5_6
P5_7
Input port
Input port
Input port
Input port
Input port
BCLK output
___________
HLDA output
BCLK output
___________
HLDA output
(The output value depends on (The output value depends on
__________
__________
the input to the HOLD pin) the input to the HOLD pin)
__________
__________
HOLD input
HOLD input
ALE output (“L” is output)
________
RDY input
ALE output (“L” is output)
________
RDY input
P6, P7, P8_0 to P8_4, Input port
Input port
Input port
P8_6, P8_7, P9, P10
NOTE:
1. Shown here is the valid pin state when the internal power supply voltage has stabilized after power-on.
When CNVSS = VCC, the pin state is indeterminate until the internal power supply voltage stabilizes.
Rev.2.30 Oct 24, 2005 page 32 of 376
REJ09B0009-0230