English
Language : 

HD64F3664FPV Datasheet, PDF (212/446 Pages) Renesas Technology Corp – Old Company Name in Catalogs and Other Documents
Section 12 Timer W
12.5.2 Output Compare Output Timing
The compare match signal is generated in the last state in which TCNT and GR match (when
TCNT changes from the matching value to the next value). When the compare match signal is
generated, the output value selected in TIOR is output at the compare match output pin (FTIOA,
FTIOB, FTIOC, or FTIOD).
When TCNT matches GR, the compare match signal is generated only after the next counter clock
pulse is input.
Figure 12.16 shows the output compare timing.
φ
TCNT input
clock
TCNT
N
N+1
GRA to GRD
N
Compare
match signal
FTIOA to FTIOD
Figure 12.16 Output Compare Output Timing
Rev. 6.00 Mar. 24, 2006 Page 182 of 412
REJ09B0142-0600