PIC18F87K90 Datasheet, PDF (554/566 Pages) Microchip Technology – 64/80-Pin, High-Performance Microcontrollers with LCD Driver and nanoWatt XLP Technology

PIC18F87K90 FAMILY
Extended Instruction Set
ADDFSR ................................................................... 492
ADDULNK................................................................. 492
CALLW...................................................................... 493
MOVSF ..................................................................... 493
MOVSS ..................................................................... 494
PUSHL ...................................................................... 494
SUBFSR ................................................................... 495
SUBULNK ................................................................. 495
External Oscillator Modes
Clock Input (EC, ECPLL Modes) ................................ 46
HS, HSPLL.................................................................. 44
F
Fail-Safe Clock Monitor............................................. 423, 443
Exiting Operation ...................................................... 443
Interrupts in Power-Managed Modes ........................ 444
POR or Wake from Sleep ......................................... 444
WDT During Oscillator Failure .................................. 443
Fast Register Stack............................................................. 87
Firmware Instructions........................................................ 449
Flash Program Memory..................................................... 109
Associated Registers ................................................ 117
Control Registers ...................................................... 110
EECON1 and EECON2 .................................... 110
TABLAT (Table Latch) Register........................ 112
TBLPTR (Table Pointer) Register ..................... 112
Erase Sequence ....................................................... 114
Erasing ...................................................................... 114
Operation During Code-Protect ................................ 117
Protection Against Spurious Writes .......................... 117
Reading..................................................................... 113
Table Pointer
Boundaries Based on Operation....................... 112
Table Pointer Boundaries ......................................... 112
Table Reads and Table Writes ................................. 109
Unexpected Termination ........................................... 117
Write Sequence ........................................................ 115
Write Verify ............................................................... 117
Writing To.................................................................. 115
FSCM. See Fail-Safe Clock Monitor.
G
GOTO................................................................................ 470
H
Hardware Multiplier ........................................................... 125
8 x 8 Multiplication Algorithms .................................. 125
Operation .................................................................. 125
Performance Comparison (table) .............................. 125
High/Low-Voltage Detect .................................................. 399
Applications............................................................... 402
Associated Registers ................................................ 403
Current Consumption ................................................ 401
Effects of a Reset...................................................... 403
Operation .................................................................. 400
During Sleep ..................................................... 403
Setup......................................................................... 401
Start-up Time ............................................................ 401
Typical Low-Voltage Detect Application.................... 402
HLVD. See High/Low-Voltage Detect. .............................. 399
I
I/O Ports............................................................................ 151
Open-Drain Outputs.................................................. 152
Output Pin Drive ....................................................... 151
Pin Capabilities ......................................................... 151
Pull-up Configuration ................................................ 151
I²C Mode (MSSP)
Acknowledge Sequence Timing ............................... 340
Associated Registers ................................................ 346
Baud Rate Generator ............................................... 333
Bus Collision
During a Repeated Start Condition................... 344
During a Stop Condition ................................... 345
Clock Arbitration ....................................................... 334
Clock Stretching........................................................ 326
10-Bit Slave Receive Mode (SEN = 1) ............. 326
10-Bit Slave Transmit Mode ............................. 326
7-Bit Slave Receive Mode (SEN = 1) ............... 326
7-Bit Slave Transmit Mode ............................... 326
Clock Synchronization and the CKP bit .................... 327
Effects of a Reset ..................................................... 341
General Call Address Support .................................. 330
I²C Clock Rate w/BRG.............................................. 333
Master Mode............................................................. 331
Operation.......................................................... 332
Reception ......................................................... 337
Repeated Start Condition Timing ..................... 336
Start Condition Timing ...................................... 335
Transmission .................................................... 337
Multi-Master Communication, Bus Collision
and Arbitration .................................................. 341
Multi-Master Mode .................................................... 341
Operation .................................................................. 316
Read/Write Bit Information (R/W Bit) ................ 316, 319
Registers .................................................................. 311
Serial Clock (SCLx) .................................................. 319
Slave Mode............................................................... 316
Address Masking Modes
5-Bit .......................................................... 317
7-Bit .......................................................... 318
Addressing........................................................ 316
Reception ......................................................... 319
Transmission .................................................... 319
Sleep Operation........................................................ 341
Stop Condition Timing .............................................. 340
ID Locations.............................................................. 423, 448
INCF ................................................................................. 470
INCFSZ............................................................................. 471
In-Circuit Debugger........................................................... 448
In-Circuit Serial Programming (ICSP)....................... 423, 448
Indexed Literal Offset Addressing
and Standard PIC18 Instructions.............................. 496
Indexed Literal Offset Mode.............................................. 496
Indirect Addressing ........................................................... 103
INFSNZ............................................................................. 471
Instruction Cycle ................................................................. 88
Clocking Scheme........................................................ 88
Flow/Pipelining............................................................ 88
DS39957B-page 554
Preliminary
 2010 Microchip Technology Inc.