English
Language : 

PIC18F87K90 Datasheet, PDF (276/566 Pages) Microchip Technology – 64/80-Pin, High-Performance Microcontrollers with LCD Driver and nanoWatt XLP Technology
PIC18F87K90 FAMILY
The LCDSE5:LCDSE0 registers configure the
functions of the port pins. Setting the segment enable
bit for a particular segment configures that pin as an
LCD driver. There are six LCD Segment Enable
registers, as shown in Table 20-1. The prototype
LCDSEx register is shown in Register 20-5.
TABLE 20-1: LCDSE REGISTERS AND
ASSOCIATED SEGMENTS
Register
Segments
LCDSE0
LCDSE1
LCDSE2
LCDSE3
LCDSE4
LCDSE5
7:0 (RD<7:0>)
15:8 (RA<5:4>, RC2,
RC5, RB<4:1>)
23:16 (RF<5:1>, RA1,
RC<4:3>)
31:24 (RE7, RB0, RB5,
RC<7:6>, RG4, RF<7:6>)
39:32 (RJ<4:7>,
RJ<3:1>, RC1)
47:40 (RH<0:3>,
RH<7:4>)
Note: The LCDSE5:LCDSE4 registers are not
implemented in PIC18F6XK90 devices.
Once the module is initialized for the LCD panel, the
individual bits of the LCDDATA23:LCDDATA0 registers
are cleared or set to represent a clear or dark pixel,
respectively.
Specific sets of LCDDATA registers are used with
specific segments and common signals. Each bit
represents a unique combination of a specific segment
connected to a specific common.
Individual LCDDATA bits are named by the convention,
“SxxCy”, with “xx” as the segment number and “y” as
the common number. The relationship is summarized
in Table 20-2. The prototype LCDDATAx register is
shown in Register 20-6.
Note:
In PIC18F6XK90 devices, writing into the
registers, LCDDATA4, LCDDATA5,
LCDDATA10, LCDDATA11, LCDDATA16,
LCDDATA17,
LCDDATA22
and
LCDDATA23, will not affect the status of
any pixel. These registers can be used as
general purpose registers.
REGISTER 20-5: LCDSEx: LCD SEGMENTx ENABLE REGISTER
R/W-0
SE(n + 7)
bit 7
R/W-0
SE(n + 6)
R/W-0
SE(n + 5)
R/W-0
SE(n + 4)
R/W-0
SE(n + 3)
R/W-0
SE(n + 2)
R/W-0
SE(n + 1)
R/W-0
SE(n)
bit 0
Legend:
R = Readable bit
-n = Value at POR
W = Writable bit
‘1’ = Bit is set
U = Unimplemented bit, read as ‘0’
‘0’ = Bit is cleared
x = Bit is unknown
bit 7-0
SE(n + 7):SE(n): Segment Enable bits
For LCDSE0: n = 0
For LCDSE1: n = 8
For LCDSE2: n = 16
For LCDSE3: n = 24
For LCDSE4: n = 32
For LCDSE5: n = 40
1 = Segment function of the pin is enabled, digital I/O is disabled
0 = I/O function of the pin is enabled
DS39957B-page 276
Preliminary
 2010 Microchip Technology Inc.