71M6545 Datasheet, PDF (82/134 Pages) Maxim Integrated Products – Four-Quadrant Metering, Phase Metrology Processors Flash/RAM Size

Data Sheet 71M6545/H
PDS_6545_009
5 FIRMWARE INTERFACE
5.1 I/O RAM Map –Functional Order
In Table 59 and Table 60, unimplemented (U) and reserved (R) bits are shaded in light gray. Unimplemented bits are identified with a ‘U’.
Unimplemented bits have no memory storage, writing them has no effect, and reading them always returns zero. Reserved bits are identified with
an ‘R’, and must always be written with a zero. Writing values other than zero to reserved bits may have undesirable side effects and must be
avoided. Non-volatile bits are shaded in dark gray. Non-volatile bits are backed-up during power failures if the system includes a battery connected
to the VBAT_RTC pin and the pin voltage is within specification.
The I/O RAM locations listed in Table 59 have sequential addresses to facilitate reading by the MPU (e.g., in order to verify their contents). These
I/O RAM locations are usually modified only at boot-up. The addresses shown in Table 59 are an alternative sequential address to the addresses
from Table 60 which are used throughout this document. For instance, EQU[2:0] can be accessed at I/O RAM 0x2000[7:5] or at I/O RAM
0x2106[7:5].
Name
CE6
CE5
CE4
CE3
CE2
CE1
CE0
RCE0
RTMUX
FOVRD
MUX5
MUX4
MUX3
MUX2
MUX1
MUX0
TEMP
DIO_R5
DIO_R4
DIO_R3
Addr
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
200A
200B
200C
200D
200E
200F
2010
201B
201C
201D
Table 59: I/O RAM Map – Functional Order, Basic Configuration
Bit 7
U
Bit 6
EQU[2:0]
U
U
Bit 5
DIFF6_E
DIFF4_E
DIFF2_E
CHOPR[1:0]
RMT6_E
U
TMUXR4[2:0]
U
U
R
MUX_DIV[3:0]
MUX9_SEL
MUX7_SEL
MUX5_SEL
MUX3_SEL
MUX1_SEL
R
TEMP_PWR OSC_COMP
U
U
U
U
DIO_R11[2:0]
U
DIO_R9[2:0]
Bit 4
Bit 3
Bit 2
Bit 1
U
CHOP_E[1:0]
RTM_E
SUM_SAMPS[12:8]
SUM_SAMPS[7:0]
CE_LCTN[5:0]
PLS_MAXWIDTH[7:0]
PLS_INTERVAL[7:0]
DIFF0_E RFLY_DIS
FIR_LEN[1:0]
RMT4_E
RMT2_E
TMUXR6[2:0]
U
TMUXR2[2:0]
U
U
U
U
MUX10_SEL
MUX8_SEL
MUX6_SEL
MUX4_SEL
MUX2_SEL
MUX0_SEL
TEMP_BAT
U
TEMP_PER[2:0]
U
U
DIO_RPB[2:0]
U
DIO_R10[2:0]
U
DIO_R8[2:0]
Bit 0
CE_E
PLS_INV
U
82
© 2008–2011 Teridian Semiconductor Corporation
v1.0