71M6545 Datasheet, PDF (115/134 Pages) Maxim Integrated Products – Four-Quadrant Metering, Phase Metrology Processors Flash/RAM Size

PDS_6545_009
6.4 Performance Specifications
6.4.1 Input Logic Levels
Table 81: Input Logic Levels
Parameter
Condition
Min
Digital high-level input voltage, V_IH
2
Digital low-level input voltage, V_IL
Input pull-up current, IIL
E_RXTX, E_RST, E_TCLK
VIN=0 V,
10
SPI_CSZ (DIO36)
ICE_E=3.3 V
10
Other digital inputs
-1
Input pull down current, IIH
VIN=V3P3D
ICE_E, RESET, TEST
10
Other digital inputs
-1
Data Sheet 71M6545/H
Typ
Max
Unit
V
0.8
V
100
µA
100
µA
0
1
µA
100
µA
0
1
µA
6.4.2 Output Logic Levels
Table 82: Output Logic Levels
Parameter
Condition
Min
Typ
Max
Unit
Digital high-level output voltage
V_OH
I_LOAD = 1 mA
I_LOAD = 15 mA
(see notes 1, 2)
V3P3D–0.4
V3P3D-0.6
V
V
Digital low-level output voltage
V_OL
I_LOAD = 1 mA
I_LOAD = 15 mA
(see note 1)
0
0
0.4
V
0.8
V
Note:
1.
2.
Guaranteed by design; not production tested.
Caution: The sum of all pull up currents must be compatible with the on-resistance of the
internal V3P3D switch. See 6.4.6 V3P3D Switch on page 118.
v1.0
© 2008–2011 Teridian Semiconductor Corporation
115