71M6545 Datasheet, PDF (62/134 Pages) Maxim Integrated Products – Four-Quadrant Metering, Phase Metrology Processors Flash/RAM Size

Data Sheet 71M6545/H
PDS_6545_009
Command Sequence
ADDR 1xxx xxxx STATUS
Byte0 ... ByteN
0xxx xxxx ADDR Byte0 ...
ByteN
Table 51: SPI Command Sequences
Description
Read data starting at ADDR. ADDR is auto-incremented until SPI_CSZ
is raised. Upon completion, SPI_CMD (SFR 0xFD) is updated to 1xxx xxxx
and an SPI interrupt is generated. The exception is if the command
byte is 1000 0000. In this case, no MPU interrupt is generated and
SPI_CMD is not updated.
Write data starting at ADDR. ADDR is auto-incremented until SPI_CSZ is
raised. Upon completion, SPI_CMD is updated to 0xxx xxxx and an SPI
interrupt is generated. The exception is if the command byte is 0000
0000. In this case, no MPU interrupt is generated and SPI_CMD is not
updated.
Name
EX_SPI
SPI_CMD
SPI_E
IE_SPI
SPI_SAFE
SPI_STAT
Table 52: SPI Registers
Location Rst Wk Dir Description
2701[7] 0 0 R/W SPI interrupt enable bit.
SFR FD[7:0] – – R SPI command. The 8-bit command from the bus master.
270C[4]
1
1
R/W
SPI port enable bit. It enables the SPI interface on pins
SPI_DI, SPI_DO, SPI_CSZ and SPI_CKI.
SFR F8[7] 0 0 R/W SPI interrupt flag. Set by hardware, cleared by writing a 0.
270C[3]
0
0
R/W
Limits SPI writes to SPI_CMD and a 16 byte region in
DRAM when set. No other write operations are permitted.
SPI_STAT contains the status results from the previous
SPI transaction
Bit 7 - 71M6545/H ready error: the 71M6545/H was not
ready to read or write as directed by the previous
command.
Bit 6 - Read data parity: This bit is the parity of all bytes
read from the 71M6545/H in the previous command.
Does not include the SPI_STAT byte.
Bit 5 - Write data parity: This bit is the overall parity of
2708[7:0] 0 0 R _{the bytes written to the 71M6545/H in the previous}
command. It includes CMD and ADDR bytes.
Bit 4:2 - Bottom 3 bits of the byte count. Does not
include ADDR and CMD bytes. One, two, and three
byte instructions return 111.
Bit 1 - SPI FLASH mode: This bit is zero when the
TEST pin is zero.
Bit 0 - SPI FLASH mode ready: Used in SPI FLASH
mode. Indicates that the flash is ready to receive
another write instruction.
SPI Flash Mode (SFM)
In normal operation, the SPI slave interface cannot read or write the flash memory. However, the
71M6545/H supports a special flash mode (SFM) which facilitates initial programming of the flash memory.
When the 71M6545/H is in this mode, the SPI can erase, read, and write the flash memory. Other
memory elements such as XRAM and IO RAM are not accessible in this mode. In order to protect the
flash contents, several operations are required before the SFM mode is successfully invoked.
62
© 2008–2011 Teridian Semiconductor Corporation
v1.0