71M6545 Datasheet, PDF (23/134 Pages) Maxim Integrated Products – Four-Quadrant Metering, Phase Metrology Processors Flash/RAM Size

PDS_6545_009
Data Sheet 71M6545/H
are invalid and will be ignored if used. The remaining codes are
reserved and must not be used.
2. For the RCMD[1:0] control field, codes 01, 10 and 11 are valid and 00
is invalid and must not be used.
3. The specific phase (A, B or C) associated with each TMUXRn[2:0]
field, is determined by how the IADCn input pins are connected in the
meter design.
Table 5 shows the allowable combinations of values in RCMD[4:2] and TMUXRn[2:0], and the
corresponding data type and format sent back by the 71M6xx3 remote sensor and how the data is stored
in RMT_RD[15:8] and RMT_RD[7:0]. The MPU selects which of the three phases is read by asserting the
proper code in the RCMD[1:0] field, as shown in Table 4.
Table 5: Remote Interface Read Commands
RCMD[4:2] TMUXRn[2:0]
Read Operation
RMT_RD [15:8]
RMT_RD [7:0]
001
001
010
010
010
Notes:
1.
2.
3.
4.
00X
TRIMT[7:0]
(trim fuse for all 71M6xx3)
TRIMT[7]=RMT_RD[8]
TRIMT[6:0]=RMT_RD[7:1]
TRIMBGB[7:0] and
11X
TRIMBGD[7:0]
(additional trim fuses for
71M6113 and 71M6203 only)
TRIMBGB[7:0]
TRIMBGD[7:0]
00X
STEMP[10:0]
(sensed 71M6xx3 temperature)
STEMP[10:8]=RMT_RD[10:8]
(RMT_RD[15:11] are sign extended)
STEMP[7:0]
01X
VSENSE[7:0]
(sensed 71M6xx3 supply voltage)
All zeros
VSENSE[7:0]
10X
VERSION[7:0]
(chip version)
VERSION[7:0]
All zeros
TRIMT[7:0] is the VREF trim value for all 71M6xx3 devices. Note that the TRIMT[7:0] 8-bit value is formed
by RMT_RD[8] and RMT_RD[7:1]. See the 71M6xxx Data Sheet for the equations related to TRIMT[7:0]
and the corresponding temperature coefficient.
TRIMBGB[7:0] and TRIMBGD[7:0] are trim values used for characterizing the 71M6113 (0.5%) and 71M6203
(0.1%) over temperature. See the 71M6xxx Data sheet for the equations related to TRIMBGB[7:0] and
TRIMBGD[7:0] and the corresponding temperature coefficients.
See 2.5.6 71M6xx3 Temperature Sensor on page 54.
See 2.5.8 71M6xx3 VCC Monitor on page 55.
With hardware and trim-related information on each connected 71M6xx3 Isolated Sensor available to the
71M6545/H, the MPU can implement temperature compensation of the energy measurement based on the
individual temperature characteristics of the 71M6xx3 Isolated Sensors. See 4.5 Metrology Temperature
Compensation for details.
Table 6 shows all I/O RAM registers used for control of the external 71M6xx3 Isolated Sensors. See the
71M6xx3 Data Sheet for additional details.
Name
RCMD[4:0]
PERR_RD
PERR_WR
Table 6: I/O RAM Control Bits for Isolated Sensor
Address
RST
Default
SFR
FC[4:0]
0
SFR FC[6]
SFR FC[5]
0
WAKE
Default
0
0
R/W Description
When the MPU writes a non-zero value to RCMD,
the 71M6545/H issues a command to the cor-
R/W
responding isolated sensor selected with
RCMD[1:0]. When the command is complete, the
71M6545/H clears RCMD[4:2]. The command
code itself is in RCMD[4:2].
The 71M6545/H sets these bits to indicate that a
R/W
parity error on the isolated sensor has been de-
tected. Once set, the bits are remembered until
they are cleared by the MPU.
v1.0
© 2008–2011 Teridian Semiconductor Corporation
23