71M6545 Datasheet, PDF (59/134 Pages) Maxim Integrated Products – Four-Quadrant Metering, Phase Metrology Processors Flash/RAM Size

PDS_6545_009
Data Sheet 71M6545/H
immediately issue a write command with CNT=0 and HiZ=0 to take control of SDATA and force it to a
low-Z state.
EECTRL Byte Written
Write -- No HiZ
SCLK (output)
CNT Cycles (6 shown)
INT5
SDATA (output)
D7
D6
D5
D4
D3
D2
SDATA output Z
(LoZ)
BUSY (bit)
Figure 15: 3-wire Interface. Write Command, HiZ=0.
EECTRL Byte Written
Write -- With HiZ
SCLK (output)
CNT Cycles (6 shown)
INT5
SDATA (output)
D7
D6
D5
D4
D3
D2
SDATA output Z
(LoZ)
(HiZ)
BUSY (bit)
Figure 16: 3-wire Interface. Write Command, HiZ=1
EECTRL Byte Written
READ
SCLK (output)
CNT Cycles (8 shown)
INT5
SDATA (input)
D7
D6
D5
D4
D3
D2
D1
D0
SDATA output Z
(HiZ)
BUSY (bit)
Figure 17: 3-wire Interface. Read Command.
EECTRL Byte Written
Write -- No HiZ
SCLK (output)
INT5 not issued
EECTRL Byte Written
CNT Cycles (0 shown)
Write -- HiZ
SCLK (output)
INT5 not issued
CNT Cycles (0 shown)
SDATA (output)
D7
SDATA (output)
SDATA output Z
(LoZ)
SDATA output Z
(HiZ)
BUSY (bit)
BUSY (bit)
Figure 18: 3-Wire Interface. Write Command when CNT=0
v1.0
© 2008–2011 Teridian Semiconductor Corporation
59