71M6545 Datasheet, PDF (40/134 Pages) Maxim Integrated Products – Four-Quadrant Metering, Phase Metrology Processors Flash/RAM Size

Data Sheet 71M6545/H
PDS_6545_009
Bit
TCON[4]
TCON[3]
TCON[2]
TCON[1]
TCON[0]
Symbol
TR0
IE1
IT1
IE0
IT0
Function
Timer 0 Run control bit. If cleared, Timer 0 stops.
Interrupt 1 edge flag is set by hardware when the falling edge on external
pin int1 is observed. Cleared when an interrupt is processed.
Interrupt 1 type control bit. Selects either the falling edge or low level on
input pin to cause an interrupt.
Interrupt 0 edge flag is set by hardware when the falling edge on external
pin int0 is observed. Cleared when an interrupt is processed.
Interrupt 0 type control bit. Selects either the falling edge or low level on
input pin to cause interrupt.
2.4.9 WD Timer (Software Watchdog Timer)
There is no internal software watchdog timer. Use the standard hardware watchdog timer instead (see
2.5.13 Hardware Watchdog Timer).
2.4.10 Interrupts
The 80515 provides 11 interrupt sources with four priority levels. Each source has its own interrupt request
flag(s) located in a special function register (TCON, IRCON, and SCON). Each interrupt requested by the
corresponding flag can be individually enabled or disabled by the enable bits in IEN0 (SFR 0xA8), IEN1
(SFR 0xB8), and IEN2 (SFR 0x9A). Figure 12 shows the device interrupt structure.
Referring to Figure 12, interrupt sources can originate from within the 80515 MPU core (referred to as
Internal Sources) or can originate from other parts of the 71M6545/H Metrology Processor (referred to as
External Sources). There are seven external interrupt sources, as seen in the leftmost part of Figure 12,
and in Table 24 and Table 25 (i.e., EX0-EX6).
Interrupt Overview
When an interrupt occurs, the MPU vectors to the predetermined address as shown in Table 36. Once
the interrupt service has begun, it can be interrupted only by a higher priority interrupt. The interrupt service
is terminated by a return from instruction, RETI. When an RETI is performed, the processor returns to the
instruction that would have been next when the interrupt occurred.
When the interrupt condition occurs, the processor also indicates this by setting a flag bit. This bit is set
regardless of whether the interrupt is enabled or disabled. Each interrupt flag is sampled once per
machine cycle, then samples are polled by the hardware. If the sample indicates a pending interrupt when
the interrupt is enabled, then the interrupt request flag is set. On the next instruction cycle, the interrupt is
acknowledged by hardware forcing an LCALL to the appropriate vector address, if the following conditions
are met:
• No interrupt of equal or higher priority is already in progress.
• An instruction is currently being executed and is not completed.
• The instruction in progress is not RETI or any write access to the registers IEN0, IEN1, IEN2, IP0 or IP1.
Special Function Registers for Interrupts
The following SFR registers control the interrupt functions:
• The interrupt enable registers: IEN0, IEN1 and IEN2 (see Table 24, Table 25 and Table 26).
• The Timer/Counter control registers, TCON and T2CON (see Table 27 and Table 28).
• The interrupt request register, IRCON (see Table 29).
• The interrupt priority registers: IP0 and IP1 (see Table 34).
Bit
IEN0[7]
IEN0[6]
Table 24: The IEN0 Bit Functions (SFR 0xA8)
Symbol
Function
EAL EAL = 0 disables all interrupts.
WDT Not used for interrupt control.
40
© 2008–2011 Teridian Semiconductor Corporation
v1.0