MB81P643287 Datasheet, PDF (19/65 Pages) Fujitsu Component Limited. – 8 x 256K x 32 BIT, FCRAMTM CORE BASED DOUBLE DATA RATE SDRAM

MB81P643287-50/-60
Notes: *1. BL/2 = tCK × BL / 2. (Example: In case of BL = 4, BL/2 means 2 clocks.)
*2. Assume PALL command does not affect any operation on the other bank(s).
*3. Assume no I/O conflict.
*4. lRAS must be satisfied.
*5. Assume all outputs are in High-Z state.
*6. Assume the other bank(s) is in idle state.
*7. lDPL and lWRD are specified from last data input and assumed preceding pair of write data are masked
by DM0 to DM3 input.
*8. Assume the other bank(s) is in active state and lRCD is satisfied.
*9. Assume the other bank(s) is in active state and lRAS is satisfied.
*10. Second command have to follow the minimum clock latency or delay time of single bank operation in
other bank (second command is asserted.)
*11. Assume other banks are not in READA/WRITA state.
Illegal Command.
19