English
Language : 

MC9S08DZ128 Datasheet, PDF (60/458 Pages) Freescale Semiconductor, Inc – Microcontrollers
Chapter 4 Memory
Table 4-4. MSCAN Foreground Receive and Transmit Buffer Layouts — Extended Mapping Shown
(Sheet 2 of 2)
0x18B3 CANTIDR3
ID6
ID5
ID4
ID3
ID2
0x18B4 – CANTDSR0 –
0x18BB CANTDSR7
DB7
DB6
DB5
DB4
DB3
0x18BC CANTDLR
—
—
—
—
DLC3
0x18BD CANTTBPR
PRIO7 PRIO6 PRIO5 PRIO4 PRIO3
0x18BE CANTTSRH
TSR15 TSR14 TSR13 TSR12 TSR11
0x18BF CANTTSRL
TSR7
TSR6
TSR5
TSR4
TSR3
1 SRR and IDE are both 1s.
2 The position of RTR differs between extended and standard identifier mapping.
3 SRR and IDE are both 1s.
4 The position of RTR differs between extended and standard identifier mapping.
ID1
DB2
DLC2
PRIO2
TSR10
TSR2
ID0
DB1
DLC1
PRIO1
TSR9
TSR1
RTR4
DB0
DLC0
PRIO0
TSR8
TSR0
Nonvolatile FLASH registers, shown in Table 4-5, are located in the FLASH memory. These registers
include an 8-byte backdoor key, NVBACKKEY, which can be used to gain access to secure memory
resources. During reset events, the contents of NVPROT and NVOPT in the nonvolatile register area of the
FLASH memory are transferred into corresponding FPROT and FOPT working registers in the high-page
registers to control security and block protection options.
The factory MCG trim value is stored in a nonvolatile location and will be loaded into the MCGTRM and
MCGSC registers after any reset if not in a BDM mode. If in a BDM mode, a default value of 0x80 is
loaded. The internal reference trim values stored in Flash (0xFFAE, 0xFFAF), TRIM and FTRIM, can be
programmed by third party programmers and must be copied into the corresponding MCG registers by
user code to override the factory trim.
Table 4-5. Nonvolatile Register Summary
Address Register Name Bit 7
6
5
4
3
2
0xFFAE Reserved for
storage of FTRIM
0
0
0
0
0
0
0xFFAF
Reserved for
storage of
MCGTRM
TRIM
0xFFB0– NVBACKKEY
0xFFB7
0xFFB8– Reserved
0xFFBC
0xFFBD NVPROT
0xFFBE Reserved
0xFFBF NVOPT
8-Byte Comparison Key
—
—
—
—
—
—
—
—
—
—
—
—
EPS
FPS
—
—
—
—
—
—
KEYEN FNORED EPGMOD
0
0
0
1
Bit 0
0
FTRIM
—
—
—
—
FPOP
—
—
SEC
Provided the key enable (KEYEN) bit is 1, the 8-byte comparison key can be used to temporarily
disengage memory security. This key mechanism can be accessed only through user code running in secure
memory. (A security key cannot be entered directly through background debug commands.) This security
key can be disabled completely by programming the KEYEN bit to 0. If the security key is disabled, the
only way to disengage security is by mass erasing the FLASH if needed (normally through the background
MC9S08DZ128 Series Data Sheet, Rev. 1
60
Freescale Semiconductor