|
MC9S08DZ128 Datasheet, PDF (242/458 Pages) Freescale Semiconductor, Inc – Microcontrollers | |||
|
◁ |
Chapter 11 Inter-Integrated Circuit (S08IICV2)
11.3.5 IIC Data I/O Register (IICxD)
7
6
5
4
3
2
1
0
R
DATA
W
Reset
0
0
0
0
0
0
0
0
Figure 11-7. IIC Data I/O Register (IICxD)
Table 11-8. IICxD Field Descriptions
Field
7â0
DATA
Description
Data â In master transmit mode, when data is written to the IICxD, a data transfer is initiated. The most
signiï¬cant bit is sent ï¬rst. In master receive mode, reading this register initiates receiving of the next byte of data.
NOTE
When transitioning out of master receive mode, the IIC mode should be
switched before reading the IICxD register to prevent an inadvertent
initiation of a master receive data transfer.
In slave mode, the same functions are available after an address match has occurred.
The TX bit in IICxC must correctly reï¬ect the desired direction of transfer in master and slave modes for
the transmission to begin. For instance, if the IIC is conï¬gured for master transmit but a master receive is
desired, reading the IICxD does not initiate the receive.
Reading the IICxD returns the last byte received while the IIC is conï¬gured in master receive or slave
receive modes. The IICxD does not reï¬ect every byte transmitted on the IIC bus, nor can software verify
that a byte has been written to the IICxD correctly by reading it back.
In master transmit mode, the ï¬rst byte of data written to IICxD following assertion of MST is used for the
address transfer and should comprise of the calling address (in bit 7 to bit 1) concatenated with the required
R/W bit (in position bit 0).
11.3.6 IIC Control Register 2 (IICxC2)
7
6
5
4
3
2
1
0
R
0
0
0
GCAEN
ADEXT
AD10
AD9
AD8
W
Reset
0
0
0
0
0
0
0
0
= Unimplemented or Reserved
Figure 11-8. IIC Control Register (IICxC2)
MC9S08DZ128 Series Data Sheet, Rev. 1
242
Freescale Semiconductor
|
▷ |