AMD-766 Datasheet, PDF (16/96 Pages) Advanced Micro Devices – Peripheral Bus Controller

23167B – March 2001
Preliminary Information
AMD-766^TM Peripheral Bus Controller Data Sheet
4.2 PCI Interface
The IC connects to the host through a 32-bit, 33 MHz PCI interface.
4.2.1 Subtractive Versus Medium Decoding
PCI target accesses to the IC are acknowledged with DEVSEL# using either PCI-defined medium or subtractive
decoding. The following equation specifies the timing based on the address space and configuration. See section
10.3 for a description of the logic convention.
START_OF_DEVSEL = (PCI_COMMAND != SPECIAL_CYCLE) &
( FRAME3 & ~DEVSEL & (PCI_COMMAND == 2, 3, 6, 7, 12, 14, or 15) &
(C0A48[SUB] != 1Xb)
| FRAME1 & ~DEVSEL &
( (PCI_COMMAND == INTERRUPT_ACKNOWLEDGE)
| ISA_HIT
| DMAC_HIT
& ~C0A48[DMAEN#]
| IDE_HIT
& ~C0A48[IDEEN#]
| USB_HIT
& ~C0A48[IUSBEN#] | CONFIG_SPACE_0
| CONFIG_SPACE_1 & ~C0A48[IDEEN#]
| CONFIG_SPACE_4 & ~C0A48[IUSBEN#] | CONFIG_SPACE_3
| BIOS_ADDR_SPACE) );
// subtractive window
// medium window
Where the following are defined:
CMD2:
CBE_L[2] after being latched during the address phase of the PCI cycle.
CONFIG_SPACE[4:0]: The latched address for a Config cycle matches the device and function number for one of the
IC’s configuration spaces, functions 0, 1, 3, and 4.
FRAME1:
The pulse after FRAME# is asserted used for medium decoding.
FRAME3:
The pulse after FRAME# is asserted used for subtractive decoding.
IDE_HIT
PCI address and command targets the IDE controller.
ISA_HIT
PCI address and command targets the an internal ISA bus device including the RTC, the PIT,
the PIC, the IOAPIC, LPC-decoded addresses, or a legacy register.
DMAC_HIT
PCI address and command targets the legacy DMA controller.
PCI_COMMAND:
The latched state of the CBE_L[3:0] signals during the address phase of the cycle. 2=IO read;
3=IO write; 6=memory read; 7=memory write; 12=memory read multiple; 14=memory read
line; 15=memory write and invalidate; any of these commands may be valid to enable the first
term of the equation.
USB_HIT
PCI address and command targets the IC’s USB controller.
BIOS_ADDR_SPACE: BIOS space is defined by C0A43.
4.3 ISA/LPC Bridge And Legacy Logic
4.3.1 ISA Bus
The IC’s ISA interface includes a 24-bit address bus and an 8-bit data bus. Only target cycles to the ISA bus are
supported; master and DMA cycles are not supported. Memory and IO accesses are supported. Target transactions
to the IC may be routed to the ISA bus if ISABIOS specifies that the BIOS address space specified by C0A43 is on
the ISA bus or if C0A48[SUB] specifies that the ISA bus is the default path for unclaimed transactions.
Default path memory accesses to greater than the 16-megabyte address space result in ISA bus cycles, but MEMR#
and MEMW# pulses are not generated for these cycles. MEMR#/MEMW# pulses are always generated for BIOS-
address transactions as specified by C0A43.
The default pulse width for 8-bit IO commands to the ISA bus is 6 BCLKs. The default pulse width for 16-bit IO
commands to the ISA bus is 3 BCLKs.
16