DS077 Datasheet, PDF (46/108 Pages) Xilinx, Inc – Product Availability

Spartan-IIE FPGA Family: DC and Switching Characteristics
R
CLB Arithmetic Switching Characteristics
Setup times not listed explicitly can be approximated by decreasing the combinatorial delays by the setup time adjustment
listed. Precise values are provided by the timing analyzer.
Symbol
Description
Combinatorial Delays
T_OPX
F operand inputs to X via XOR
T_OPXB
F operand input to XB output
T_OPY
F operand input to Y via XOR
T_OPYB
F operand input to YB output
T_OPCYF
F operand input to COUT output
T_OPGY
G operand inputs to Y via XOR
T_OPGYB
G operand input to YB output
T_OPCYG
G operand input to COUT output
T_BXCY
BX initialization input to COUT
T_CINX
CIN input to X output via XOR
T_CINXB
CIN input to XB
T_CINY
CIN input to Y via XOR
T_CINYB
CIN input to YB
T_BYP
CIN input to COUT output
Multiplier Operation
T_FANDXB
F1/2 operand inputs to XB output via AND
T_FANDYB
F1/2 operand inputs to YB output via AND
T_FANDCY
F1/2 operand inputs to COUT output via AND
T_GANDYB
G1/2 operand inputs to YB output via AND
T_GANDCY
G1/2 operand inputs to COUT output via AND
Setup/Hold Times with Respect to Clock CLK
T_CCKX / T_CKCX
T_CCKY / T_CKCY
CIN input to FFX
CIN input to FFY
Speed Grade
-7
-6
Min
Max
Min
Max
-
0.8
-
0.8
-
0.8
-
0.9
-
1.4
-
1.5
-
1.1
-
1.3
-
0.9
-
1.0
-
0.8
-
0.9
-
1.2
-
1.3
-
0.9
-
1.0
-
0.51
-
0.6
-
0.6
-
0.7
-
0.07
-
0.1
-
0.7
-
0.7
-
0.4
-
0.5
-
0.14
-
0.15
-
0.35
-
0.4
-
0.7
-
0.8
-
0.5
-
0.6
-
0.6
-
0.7
-
0.3
-
0.4
1.2 / 0
-
1.3 / 0
-
1.2 / 0
-
1.3 / 0
-
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
46
www.xilinx.com
DS077-3 (v2.3) June 18, 2008
Product Specification