SM320F28335-EP_12 Datasheet, PDF (43/167 Pages) Texas Instruments – Digital Signal Controller (DSC)

SM320F28335-EP
www.ti.com
SPRS581D – JUNE 2009 – REVISED MAY 2012
3.3 Register Map
The devices contain four peripheral register spaces. The spaces are categorized as follows:
Peripheral Frame 0: These are peripherals that are mapped directly to the CPU memory bus.
See Table 3-5.
Peripheral Frame 1 These are peripherals that are mapped to the 32-bit peripheral bus. See
Table 3-6.
Peripheral Frame 2: These are peripherals that are mapped to the 16-bit peripheral bus. See
Table 3-7.
Peripheral Frame 3: These are peripherals that are mapped to the 32-bit DMA-accessible
peripheral bus. See Table 3-8.
Table 3-5. Peripheral Frame 0 Registers⁽¹⁾
NAME
ADDRESS RANGE
SIZE (×16) ACCESS TYPE⁽²⁾
Device Emulation Registers
FLASH Registers⁽³⁾
0x00 0880 - 0x00 09FF
0x00 0A80 - 0x00 0ADF
384
EALLOW protected
96
EALLOW protected
Code Security Module Registers
0x00 0AE0 - 0x00 0AEF
16
EALLOW protected
ADC registers (dual-mapped)
0 wait (DMA), 1 wait (CPU), read only
0x00 0B00 - 0x00 0B0F
16
Not EALLOW protected
XINTF Registers
0x00 0B20 - 0x00 0B3F
32
Not EALLOW protected
CPU–TIMER0/1/2 Registers
0x00 0C00 - 0x00 0C3F
64
Not EALLOW protected
PIE Registers
0x00 0CE0 - 0x00 0CFF
32
Not EALLOW protected
PIE Vector Table
0x00 0D00 - 0x00 0DFF
256
EALLOW protected
DMA Registers
0x00 1000 - 0x00 11FF
512
EALLOW protected
(1) Registers in Frame 0 support 16-bit and 32-bit accesses.
(2) If registers are EALLOW protected, then writes cannot be performed until the EALLOW instruction is executed. The EDIS instruction
disables writes to prevent stray code or pointers from corrupting register contents.
(3) The Flash Registers are also protected by the Code Security Module (CSM).
Table 3-6. Peripheral Frame 1 Registers
NAME
ECAN-A Registers
ECAN-B Registers
EPWM1 + HRPWM1 registers
EPWM2 + HRPWM2 registers
EPWM3 + HRPWM3 registers
EPWM4 + HRPWM4 registers
EPWM5 + HRPWM5 registers
EPWM6 + HRPWM6 registers
ECAP1 registers
ECAP2 registers
ECAP3 registers
ECAP4 registers
ECAP5 registers
ECAP6 registers
EQEP1 registers
EQEP2 registers
GPIO registers
ADDRESS RANGE
0x00 6000 - 0x00 61FF
0x00 6200 - 0x00 63FF
0x00 6800 - 0x00 683F
0x00 6840 - 0x00 687F
0x00 6880 - 0x00 68BF
0x00 68C0 - 0x00 68FF
0x00 6900 - 0x00 693F
0x00 6940 - 0x00 697F
0x00 6A00 - 0x00 6A1F
0x00 6A20 - 0x00 6A3F
0x00 6A40 - 0x00 6A5F
0x00 6A60 - 0x00 6A7F
0x00 6A80 - 0x00 6A9F
0x00 6AA0 - 0x00 6ABF
0x00 6B00 - 0x00 6B3F
0x00 6B40 - 0x00 6B7F
0x00 6F80 - 0x00 6FFF
SIZE (×16)
512
512
64
64
64
64
64
64
32
32
32
32
32
32
64
64
128
Copyright © 2009–2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): SM320F28335-EP
Functional Overview
43