 English |
|
|
|
|
|
|
|
| DS90UB914A-Q1 Datasheet, PDF (43/61 Pages) Texas Instruments – 25-MHz to 100-MHz 10/12-Bit FPD-Link III Deserializer | |||
| |||
| ◁ |
www.ti.com
DS90UB914A-Q1
SNLS499A â APRIL 2016 â REVISED JUNE 2016
Register Maps (continued)
Table 6. DS90UB914A-Q1 Control Registers(1) (continued)
ADDR
(HEX)
0x46
NAME
Bidirectional
Control Channel
(BCC) Tuning for
Channel 1 (RIN1±)
BITS
7:6
5:4
3:2
FIELD
RSVD
RSVD
Termination
Resistance Control
0x47 -
0x4B
0x4C
SEL Register
1:0 RSVD
7
Pin Channel SEL
Override
6 Channel SEL
0x4D
AEQ Test Mode
Select
5:0 RSVD
7 RSVD
6 AEQ Bypass
5:0 RSVD
R/W
DEFAULT
RW
00
Reserved.
RW
0
RW
0
RW
0
0x4E
EQ Value
7:4
AEQ / Manual Eq
Readback
R
3:0 RSVD
0000
DESCRIPTION
Reserved.
Reserved.
00: 50 Ω (default)
01: 47.4 Ω
10: 45.3 Ω
11: 37.7 Ω
Reserved.
0: SEL pin selects the FPD-III serial input
1: 0x4C[6] selects the FPD-III serial input
0: Channel 0 is selected
1: Channel 1 is selected
Reserved.
Reserved.
Bypass AEQ and use set manual EQ value
using register 0x04.
Reserved.
Read back the adaptive and manual EQ level.
EQ gain values listed below are @ maximum
line rate (1.4 Gbps).
0000 = ~16.5 dB (minimum)
0001 = ~19.0 dB
0011 = ~20.5 dB
0111 = ~22.0 dB
1111 = ~23.0 dB (maximum)
Reserved.
Copyright © 2016, Texas Instruments Incorporated
Product Folder Links: DS90UB914A-Q1
Submit Documentation Feedback
43
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese