English
Language : 

DS90UB914A-Q1 Datasheet, PDF (27/61 Pages) Texas Instruments – 25-MHz to 100-MHz 10/12-Bit FPD-Link III Deserializer
www.ti.com
DS90UB914A-Q1
SNLS499A – APRIL 2016 – REVISED JUNE 2016
8.4.5 Built In Self Test
An optional At-Speed Built In Self Test (BIST) feature supports the testing of the high-speed serial link and low-
speed back channel. This is useful in the prototype stage, equipment production, and in-system test and also for
system diagnostics.
8.4.6 BIST Configuration and Status
The chipset can be programmed into BIST mode using either pins or registers on the DES only. By default, BIST
configuration is controlled through pins. BIST can be configured via registers using BIST Control register (0x24).
Pin-based configuration is defined as follows:
• BISTEN = HIGH: Enable the BIST mode, BISTEN = LOW: Disable the BIST mode.
• Deserializer GPIO0 and GPIO1: Defines the BIST clock source (PCLK vs. various frequencies of internal
OSC)
Table 3. BIST Pin Configuration
DESERIALIZER GPIO[0:1]
00
01
10
OSCILLATOR SOURCE
External PCLK
Internal
Internal
BIST FREQUENCY (MHz)
PCLK or External Oscillator
~50
~25
DS90UB914A-Q1
Reg 0x24 [2:1]
00
01
10
11
Table 4. BIST Register Configuration
10–BIT
MODE
PCLK
100 MHz
50 MHz
25 MHz
12–BIT
HIGH-FREQUENCY MODE
PCLK
75 MHz
37.5 MHz
-
12–BIT
LOW-FREQUENCY MODE
PCLK
50 MHz
25 MHz
-
BIST mode provides various options for the PCLK source. Either external pins (GPIO0 and GPIO1) or registers
can be used to program the BIST to use external PCLK or various OSC frequencies. Refer to Table 3 for pin
settings and refer to Table 6 for register settings. The BIST status can be monitored real-time on the PASS pin.
For every frame with error(s), the PASS pin toggles low for one-half PCLK period. If two consecutive frames
have errors, PASS will toggle twice to allow counting of frames with errors. Once the BIST is done, the PASS pin
reflects the pass/fail status of the last BIST run only for one PCLK cycle. The status can also be read through
I2C for the number of frames in errors. BIST status register retains results until it is reset by a new BIST session
or a device reset. To evaluate BIST in external oscillator mode, both the external oscillator and PCLK need to be
present. For all practical purposes, the BIST status can be monitored from the BIST Error Count register 0x25 on
the DS90UB914A Deserializer.
8.4.7 Sample BIST Sequence
Step 1. For the DS90UB913A/914A FPD-Link III chipset, BIST Mode is enabled via the BISTEN pin of
DS90UB914A-Q1 FPD-Link III deserializer. The desired clock source is selected through the deserializer GPIO0
and GPIO1 pins as shown in Table 3.
Step 2. The DS90UB913A-Q1 Serializer BIST pattern is enabled through the back channel. The BIST pattern is
sent through the FPD-Link III to the deserializer. Once the serializer and deserializer are in the BIST mode and
the deserializer acquires Lock, the PASS pin of the deserializer goes high and BIST starts checking FPD-Link III
serial stream. If an error in the payload is detected, the PASS pin will switch low for one half of the clock period.
During the BIST test, the PASS output can be monitored and counted to determine the payload error rate.
Step 3. To stop the BIST mode, the deserializer BISTEN pin is set LOW. The deserializer stops checking the
data. The final test result is not maintained on the PASS pin. To monitor the BIST status, check the BIST Error
Count register, 0x25 on the Deserializer.
Copyright © 2016, Texas Instruments Incorporated
Product Folder Links: DS90UB914A-Q1
Submit Documentation Feedback
27