82443GX Datasheet, PDF (52/128 Pages) Intel Corporation – Intel 440GX AGPset: 82443GX Host Bridge/Controller

Register Description
3.3.20
SMRAM—System Management RAM Control Register
(Device 0)
Address Offset:
Default Value:
Access:
Size:
72h
02h
Read/Write
8 bits
The SMRAMC register controls how accesses to Compatible and Extended SMRAM spaces are
treated. The Open, Close, and Lock bits function only when G_SMRAME bit is set to a 1. Also, the
OPEN bit must be reset before the LOCK bit is set.
Bit
Description
7
Reserved
SMM Space Open (D_OPEN). When D_OPEN=1 and D_LCK=0, the SMM space DRAM is made
6
visible even when SMM decode is not active. This is intended to help BIOS initialize SMM space.
Software should ensure that D_OPEN=1 and D_CLS=1 are not set at the same time. When
D_LCK is set to a 1, D_OPEN is reset to 0 and becomes read only.
SMM Space Closed (D_CLS). When D_CLS = 1 SMM space DRAM is not accessible to data
references, even if SMM decode is active. Code references may still access SMM space DRAM.
5
This will allow SMM software to reference "through" SMM space to update the display even when
SMM is mapped over the VGA range. Software should ensure that D_OPEN=1 and D_CLS=1 are
not set at the same time.
SMM Space Locked (D_LCK). When D_LCK is set to 1 then D_OPEN is reset to 0 and D_LCK,
D_OPEN, H_SMRAM_EN, TSEG_SZ, TSEG_EN and DRB7 become read only. D_LCK can be
set to 1 via a normal configuration space write but can only be cleared by a power-on reset. The
4
combination of D_LCK and D_OPEN provide convenience with security. The BIOS can use the
D_OPEN function to initialize SMM space and then use D_LCK to "lock down" SMM space in the
future so that no application software (or BIOS itself) can violate the integrity of SMM space, even
if the program has knowledge of the D_OPEN function.
Global SMRAM Enable (G_SMRAME). If G_SMRAME is set to a 1 and H_SMRAM_EN is set to
0, then Compatible SMRAM functions are enabled, providing 128 KB of DRAM accessible at the
3
A0000h address while in SMM (ADS# with SMM decode). To enable Extended SMRAM function
this bit has be set to 1. Refer to the section on SMM for more details.
Once D_LCK is set, this bit becomes read only.
Compatible SMM Space Base Segment (C_BASE_SEG) (RO). This field programs the location
of SMM space. "SMM DRAM" is not remapped. It is simply "made visible" if the conditions are
2:0
right to access SMM space, otherwise the access is forwarded to PCI.
010 = Hardwired to 010 to indicate that the 82443GX supports the SMM space at
A0000h–BFFFFh.
3-28
82443GX Host Bridge Datasheet