TDA5225 Datasheet, PDF(120/176 Page) Infineon Technologies AG – Enhanced Sensitivity Multi-Channel Quad-Configuration Receiver

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

TDA5225 Datasheet, PDF (120/176 Pages) Infineon Technologies AG – Enhanced Sensitivity Multi-Channel Quad-Configuration Receiver

◁

TDA5225

Appendix

Table 2 Register Overview and Reset Value (contâd)

Offset Address

C_PLLFRAC2C2

C_PLLINTC3

C_PLLFRAC0C3

C_PLLFRAC1C3

C_PLLFRAC2C3

D_IF1

D_WURSSITH1

D_WURSSIBL1

PLL Fractional Division Ratio Register 2 Channel 2 260H

PLL MMD Integer Value Register Channel 3

261H

PLL Fractional Division Ratio Register 0 Channel 3 262H

PLL Fractional Division Ratio Register 1 Channel 3 263H

PLL Fractional Division Ratio Register 2 Channel 3 264H

IF1 Register

316H

RSSI Wake-Up Threshold for Channel 1 Register 31BH

RSSI Wake-Up Blocking Level Low Channel 1

31CH

D_WURSSIBH1

RSSI Wake-Up Blocking Level High Channel 1

31DH

D_WURSSITH2

D_WURSSIBL2

RSSI Wake-Up Threshold for Channel 2 Register 31EH

RSSI Wake-Up Blocking Level Low Channel 2

31FH

D_WURSSIBH2

RSSI Wake-Up Blocking Level High Channel 2

320H

D_WURSSITH3

D_WURSSIBL3

RSSI Wake-Up Threshold for Channel 3 Register 321H

RSSI Wake-Up Blocking Level Low Channel 3

322H

D_WURSSIBH3

RSSI Wake-Up Blocking Level High Channel 3

323H

D_WULOT

D_AFCLIMIT

D_AFCAGCD

D_AFCSFCFG

D_AFCK1CFG0

D_AFCK1CFG1

D_AFCK2CFG0

D_AFCK2CFG1

D_PMFUDSF

D_AGCSFCFG

D_AGCCFG0

D_AGCCFG1

D_AGCTHR

D_DIGRXC

D_ISUPFCSEL

D_PDECF

D_PDECSCFSK

D_PDECSCASK

D_MFC

Wake-Up on Level Observation Time Register

AFC Limit Configuration Register

AFC/AGC Freeze Delay Register

AFC Start/Freeze Configuration Register

AFC Integrator 1 Gain Register 0

AFC Integrator 1 Gain Register 1

AFC Integrator 2 Gain Register 0

AFC Integrator 2 Gain Register 1

Peak Memory Filter Up-Down Factor Register

AGC Start/Freeze Configuration Register

AGC Configuration Register 0

AGC Configuration Register 1

AGC Threshold Register

Digital Receiver Configuration Register

Image Supression Fc Selection Register

Pre Decimation Factor Register

Pre Decimation Scaling Register FSK Mode

Pre Decimation Scaling Register ASK Mode

Matched Filter Control Register

325H

32AH

32BH

32CH

32DH

32EH

32FH

330H

331H

332H

333H

334H

335H

336H

338H

339H

33AH

33BH

33CH

Reset Value

09H

13H

F3H

07H

09H

20H

00H

FFH

00H

FFH

00H

FFH

00H

02H

00H

42H

00H

2BH

03H

08H

40H

07H

00H

20H

07H

Data Sheet

120

V1.0, 2010-02-19

▷