|
GDC21D003 Datasheet, PDF (23/77 Pages) Hynix Semiconductor – VSB Receiver | |||
|
◁ |
GDC21D003
Address 34 :
7
EQmodeTIN
W/R Updating range of the training sequence. The range value can be changed with
combination of these three bits. Initial value is â000â.
EQmodeTIN is â0â
00 : 574 symbols of field sync are used for equalization.
01 : 637 symbols of field sync are used for equalization.
[6:5]
TRAINmodeIN
[1: 0]
W/R
10 : 700 symbols of field sync are used for equalization.
11 : 820 symbols of field sync are used for equalization.
EQmodeTIN is â1â
00 : 574 symbols of field sync are used for equalization.
01 : 637 symbols of field sync are used for equalization.
10,11 : 700 symbols of field sync are used for equalization.
Comb filter output gain selection signal.
â0â : the gain of the Comb filter output is 0
4
CombOutHalfIN W/R â1â : the gain of the Comb filter output is 1/2
When Comb filter is activated this signal is valid.
Initial value is â1â.
â0â : uses data segment during equalization.
3
nDSadptIN
W/R â1â : not uses data segment during equalization.
Default value is â0â.
â0â : noise removed output from Equalizer
2
nEQoutIN
W/R â1â : bypassed output
Initial value is â0â.
The location of center tap can be changed using these two bits. Initial value is
[1:0] FLTtestIN[1:0]
â00â.
W/R
00 : Center tap is 32nd tap
01 : Center tap is 44th tap
10 : Center tap is 52nd tap
11 : Center tap is 60th tap
24
|
▷ |