English
Language : 

XC4VLX100-11FF1148C Datasheet, PDF (16/58 Pages) Xilinx, Inc – DC and Switching Characteristics
Virtex-4 FPGA Data Sheet: DC and Switching Characteristics
Table 22: Processor Block APU Interface Switching Characteristics
Description
Symbol
Setup and Hold Relative to Clock (CPMDFCMCLOCK)
APU bus control inputs
APU bus data inputs
Clock to Out
TPPCDCK_DCDCREN
TPPCCKD_DCDCREN
TPPCDCK_RESULT
TPPCCKD_RESULT
APU bus control outputs
APU bus data outputs
TPPCCKO_APUFCMDEC
TPPCCKO_RADATA
Speed Grade
-12
-11
-10
0.33
0.36
0.42
0.20
0.20
0.23
0.61
0.67
0.78
0.20
0.20
0.23
1.53
1.75
2.00
1.53
1.75
2.00
RocketIO Switching Characteristics
Consult the Virtex-4 RocketIO Multi-Gigabit Transceiver User Guide for further information.
Table 23: Maximum RocketIO Transceiver Performance
RocketIO Transceiver
Description
Speed Grade
-12
-11
6.5
6.5
-10
3.125
Units
ns, Min
ns, Min
ns, Max
ns, Max
Units
Gb/s
Table 24: RocketIO Reference Clock Switching Characteristics
Description
Symbol
Conditions
Min Typ Max Units
-10 Speed Grade
Reference Clock frequency range(1)
FGCLK CLK
106
400
MHz
-11/-12 Speed Grades
106
644
MHz
GREFCLK Reference Clock frequency range(1)
Reference Clock frequency tolerance
Reference Clock rise time
Reference Clock fall time
Reference Clock duty cycle
Reference Clock total jitter, peak-peak(2)
Clock recovery frequency acquisition time
Spread Spectrum Clocking(3)
FGREFCLK
FGTOL
TRCLK
TFCLK
TDCREF
TGJTT
TLOCK
CLK
CLK
20% – 80%
20% – 80%
CLK
CLK
Initial lock of the PLL from
startup (programmable)
0% to –0.5%
106
–350
45
All Speed Grades
320
MHz
+350 ppm
400
ps
400
ps
55
%
40
ps
1
ms
30
33
kHz
Notes:
1. MGTCLK input can be used for all serial bit rates. GREFCLK can be used for serial bit rates up to 1 Gb/s.
2. Measured at the package pin. For serial rates equal to or above 1 Gb/s, MGTCLK must be used. UI = Unit Interval.
3. Tested with synchronous reference clock.
TRCLK
80%
20%
TFCLK
DS302_04_031708
Figure 3: Reference Clock Timing Parameters
DS302 (v3.7) September 9, 2009
www.xilinx.com
Product Specification
16