W6692 Datasheet, PDF (73/104 Pages) Winbond – PCI Bus ISDN S/T-Controller

Preliminary Data Sheet
W6692 PCI ISDN S/T-Controller
Determines the value of the MX bit:
0: MX always 1.
1: MX internally controlled by the W6692 according to Monitor channel protocol.
8.1.40 GCI IC1 Receive Register
Value after reset: 00H
7
6
5
4
IC1R
3
2
Read
Address 6EH/44H
1
0
Bit 7-0
Receive data of GCI IC1 channel.
8.1.41 GCI IC1 Transmit Register
Value after reset: FFH
7
6
5
4
IC1X
3
2
Read/Write
1
0
Address 72H/45H
Bit 7-0
Transmit data of GCI IC1 channel. A read to this register returns the previously written value.
8.1.42 GCI IC2 Receive Register
Value after reset: 00H
7
6
5
4
IC2R
3
2
Read
Address 6FH/46H
1
0
Bit 7-0
Receive data of GCI IC2 channel.
8.1.43 GCI IC2 Transmit Register
Value after reset: FFH
7
6
5
4
IC2X
3
2
Read/Write
1
0
Address 73H/47H
Bit 7-0
-73 -
Publication Release Date: Sep 30, 1999
Revision 0.9