W6692 Datasheet, PDF (13/104 Pages) Winbond – PCI Bus ISDN S/T-Controller

Preliminary Data Sheet
W6692 PCI ISDN S/T-Controller
4. PIN DESCRIPTION
TABLE 4.1 W6692 PIN DESCRIPTIONS
Notation : The suffix "#" indicates an active LOW signal.
Pin
Pin
Type Functions
Name
Number
PCI Bus
CLK
84
I
PCI Mode : PCI Clock. All other PCI signals, except RST#, INTA# are
sampled on the rising edge of CLK. According to PCI 2.1/2.2
specification, CLK is stable at least 100 µs (Trst-clk) before deassertion
of RST#.
Intel Bus Mode : Must be pulled to HIGH.
Motorola Bus Mode : Must be pulled to LOW.
AD31-AD0
85,86,87,90,91,
I/O
Address and Data are multiplexed on the same PCI pins. During the
92,93,94,97,98,
address phase, AD31-0 contain a 32-bit physical address. During the
99,100,7,8,9,10,
data phase, AD7-AD0 contain the least significant byte and AD31-
23,24,25,30,33,
AD24 contain the most significant byte.
34,35,36,38,39,
40,41,44,45,46,
47
C/BE3#-C/BE0# 95,11,22,37
I
Bus command and Byte Enables.
During the address phase of a transaction, they define the bus
command.
During data phase, they are used as Byte Enables.
PAR
21
I/O
Parity is even parity across AD31-AD0 and C/BE3#-C/BE0#.
FRAME#
12
I
FRAME# is asserted to indicate a bus transaction is beginning.
TRDY#
14
O
Target Ready indicates W6692 is able to complete the current data
phase of the transaction.
IRDY#
13
I
Initiator Ready indicates the bus master′s ability to complete the current
data phase of the transaction.
STOP#
18
O
Stop indicates W6692 is requesting the master to stop the current
transaction.
DEVSEL#
15
O
Device Select indicates W6692 has decoded itself as the target of the
current access.
IDSEL
96
I
Initialization Device Select is used as chip select during configuration
transactions.
PERR#
19
O
Parity Error is used for reporting of data parity errors.
RST#
81
I
PCI Reset. RST# may be asynchronous to CLK when asserted or
deasserted.
INTA#
80
O
Interrupt. This is level sensitive, active LOW and open drain output.
Intel Bus Mode (Selected when CLK=HIGH)
CLK
84
I
This pin must be pulled to HIGH.
AD7-0
38,39,40,41,44,45
I/O
Multiplexed address and data. During the address phase, AD7-0 contain
,46,47
a 8-bit physical address. During the data phase, AD7-AD0 contain data.
-13 -
Publication Release Date: Sep 30, 1999
Revision 0.9