English
Language : 

W88113C Datasheet, PDF (62/102 Pages) Winbond – ATAPI CD-ROM DECODER & CONTROLLER
W88113C
TARGET0 - Target Minute Register - (read/write 84h)
TARGET1 - Target Second Register - (read/write 85h)
TARGET2 - Target Frame Register - (read/write 86h)
DACTL - Digital Audio Control Register - (read/write 87h)
This register is 00h after chip reset and host reset.
Bit 7: DA0EN - Digital Output 0 Enable
If this bit is high, the digital audio data output through pin URS/DA0 (32).
Bit 6: CTLSEL - Control Bit Source Select
If this bit is high, the 4 control bits of Q channel are defined by QCTL3-0 (87h,3-0).
Otherwise, these 4 control bits are extracted from external RAM. This bit is normal set low if
the Q-channel extraction work properly.
Bit 5-4: ACCU[1:0] - Clock Accuracy
These two bits are used as clock accuracy bits in digital audio output. These two bits are
usually set 00b.
Bit 3:0: QCTL[3:0] - Control Bits for Q Channel
If CTLSEL (87h.6) is high, these four bits are used as Q channel control bits in digital audio
output.
FEACTL - Feature Control Register - (read/write 88h)
This register is 00h after chip reset and host reset.
Bit 7: LECAS - Latch Data with External CAS Signal
If this bit is high, input DRAM data is latched by external CASH/L signal instead of rising edge
of internal clock. This function can eliminate the timing difference between DRAM data and
its latch signal caused by various internal chip delays, depending on circumstances. This
function should not be used if EDOEN (88h.1) is high.
Bit 6: LREF - Long Refresh Cycle
If this bit is high, the tRAS is 2.5 clocks instead 1.5 clocks for refresh cycle.
Bit 5: MRCD - Medium RAS to CAS Delay
The bit controls the timing of tRCD and tRP. If this bit is high the tRAS for RAS-only refresh
is 2 clocks and CAS-Before-RAS is not affected (1.5 clocks).
Bit 4: SDBS - Subcode and DSP Block Synchronization
This bit provides block synchronization of CD-DA format data. If this bit is high, the buffering
of incoming serial data and subcode to the external RAM will synchronize to the same block
defined by DDBH/L (29h/28h).
- 58 -
Publication Release Date: Mar. 1999
Revision 0.61