SPRUGZ8D Datasheet, PDF (848/3016 Pages) Texas Instruments – Technical Reference Manual

CONTROL_MODULE Registers
www.ti.com
3.2.6 DSPBOOTADDR Register (offset = 48h) [reset = 800000h]
DSPBOOTADDR is shown in Figure 3-7 and described in Table 3-9.
The DSP boot address defaults to 0x00800000 (C674x_DSP L2 space). The Host ARM must place DSP
boot code into C674x_DSP L2 prior to releasing C674x_DSP reset or change the DSPBOOTADDR to
point to the code location. The DSPBOOTADDR register is reset to its default value by a hard reset only
and retains its current value over a soft reset.
Figure 3-7. DSPBOOTADDR Register
31
30
29
28
27
26
BOOTADDR
R/W-2000h
23
22
21
20
19
18
BOOTADDR
R/W-2000h
15
14
13
12
11
10
BOOTADDR
R/W-2000h
7
6
5
4
3
2
Reserved
R-0h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
25
24
17
16
9
8
Reserved
R-0h
1
0
RSTDONE
R-0h
Bit
31-10
9-1
0
Field
BOOTADDR
Reserved
RSTDONE
Table 3-9. DSPBOOTADDR Register Field Descriptions
Type
R/W
R
R
Reset
2000h
0h
0h
Description
DSP Boot Address (upper 22 bits)
DSP Reset Done (reset_out from C674x_DSP)
848 Control Module
SPRUGZ8D – 14 November 2011 – Revised April 2013
Copyright © 2011–2013, Texas Instruments Incorporated
Submit Documentation Feedback