SPRUGZ8D Datasheet, PDF (41/3016 Pages) Texas Instruments – Technical Reference Manual

www.ti.com
4-25. Image Formats.......................................................................................................... 1045
4-26. TOC Structure........................................................................................................... 1046
5-1. DCAN Block Diagram .................................................................................................. 1054
5-2. CAN Module General Initialization Flow............................................................................. 1055
5-3. CAN Bit-Timing Configuration ........................................................................................ 1056
5-4. CAN Core in Silent Mode.............................................................................................. 1059
5-5. CAN Core in Loopback Mode......................................................................................... 1059
5-6. CAN Core in External Loopback Mode .............................................................................. 1060
5-7. CAN Core in Loop Back Combined With Silent Mode............................................................. 1061
5-8. CAN Interrupt Topology 1 ............................................................................................. 1063
5-9. CAN Interrupt Topology 2 ............................................................................................. 1063
5-10. Local Power-Down Mode Flow Diagram ............................................................................ 1065
5-11. CPU Handling of a FIFO Buffer (Interrupt Driven) ................................................................. 1074
5-12. Bit Timing ................................................................................................................ 1075
5-13. The Propagation Time Segment...................................................................................... 1076
5-14. Synchronization on Late and Early Edges .......................................................................... 1078
5-15. Filtering of Short Dominant Spikes................................................................................... 1079
5-16. Structure of the CAN Core’s CAN Protocol Controller............................................................. 1080
5-17. Data Transfer Between IF1/IF2 Registers and Message RAM................................................... 1084
5-18. CAN Control Register (DCAN CTL).................................................................................. 1092
5-19. Error and Status Register (DCAN ES)............................................................................... 1094
5-20. Parity Error End of Interrupt Register (PARITYERR_EOI)........................................................ 1094
5-21. Error Counter Register (DCAN ERRC) .............................................................................. 1096
5-22. Bit Timing Register (DCAN BTR)..................................................................................... 1097
5-23. Interrupt Register (DCAN INT)........................................................................................ 1098
5-24. Test Register (DCAN TEST) .......................................................................................... 1099
5-25. Parity Error Code Register (DCAN PERR).......................................................................... 1100
5-26. Auto-Bus-On Time Register (DCAN ABOTR) ...................................................................... 1101
5-27. Transmission Request X Register (DCAN TXRQ X) .............................................................. 1102
5-28. Transmission Request X Register (DCAN TXRQ X) .............................................................. 1104
5-29. Interrupt Pending X Register (DCAN INTPND X) .................................................................. 1106
5-30. Message Valid X Register (DCAN MSGVAL X) .................................................................... 1108
5-31. IF1 Command Registers (DCAN IF1CMD).......................................................................... 1111
5-32. IF2 Command Registers (DCAN IF2CMD).......................................................................... 1111
5-33. IF1 Mask Register (DCAN IF1MSK) ................................................................................. 1114
5-34. IF2 Mask Register (DCAN IF2MSK) ................................................................................. 1114
5-35. IF1 Arbitration Register (DCAN IF1ARB)............................................................................ 1115
5-36. IF2 Arbitration Register (DCAN IF2ARB)............................................................................ 1115
5-37. IF1 Message Control Register (DCAN IF1MCTL).................................................................. 1117
5-38. IF2 Message Control Register (DCAN IF2MCTL).................................................................. 1117
5-39. IF1 Data A Register (DCAN IF1DATA) .............................................................................. 1119
5-40. IF1 Data B Register (DCAN IF1DATA) .............................................................................. 1119
5-41. IF2 Data A Register (DCAN IF2DATA) .............................................................................. 1119
5-42. IF2 Data B Register (DCAN IF2DATA) .............................................................................. 1119
5-43. IF3 Observation Register (DCAN IF3OBS) ......................................................................... 1120
5-44. IF3 Mask Register (DCAN IF3MSK) ................................................................................. 1122
5-45. IF3 Arbitration Register (DCAN IF3ARB)............................................................................ 1123
5-46. IF3 Message Control Register (DCAN IF3MCTL).................................................................. 1124
5-47. IF3 Data A Register (DCAN IF3DATA) .............................................................................. 1126
SPRUGZ8D – 14 November 2011 – Revised April 2013
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
List of Figures
41