TLK105 Datasheet, PDF (72/99 Pages) Texas Instruments – Industrial Temp, Single Port 10/100Mbs Ethernet Physical Layer Transceiver

TLK105
TLK106
SLLSEB8A – AUGUST 2012 – REVISED MARCH 2013
www.ti.com
8.20.11 Cable Diagnostic Amplitude Results Register 4 (CDARR4)
This register provides the peaks amplitude measurement after the execution of the TDR. The values of
this register are valid after reading 1 in Diagnostic Done bit 1 in register CDCR (0x1E).
Table 8-48. Cable Diagnostic Amplitude Results Register 4 (CDARR4), address 0x0188
BIT NAME
15 RESERVED
14:8 TPRD Peak
Amplitude 3
7 RESERVED
6:0 TPRD Peak
Amplitude 2
DEFAULT
0,RO
<000
0000>,RO
0,RO
<000
0000>,RO
FUNCTION
RESERVED: Writes ignored, read as 0.
Amplitude of the Third peak discovered by the TDR mechanism on Receive Channel (TPRD).
The value of these bits is translated into type of cable fault and-or interference.
This amplitude value refers to peak location stored in bits [15:8] in register CDLRR4 (0x183)
RESERVED: Writes ignored, read as 0.
Amplitude of the Second peak discovered by the TDR mechanism on Receive Channel
(TPRD). The value of these bits is translated into type of cable fault and-or interference.
This amplitude value refers to peak location stored in bits [7:0] in register CDLRR4 (0x183)
8.20.12 Cable Diagnostic Amplitude Results Register 5 (CDARR5)
This register provides the peaks amplitude measurement after the execution of the TDR. The values of
this register are valid after reading 1 in Diagnostic Done bit 1 in register CDCR (0x1E).
Table 8-49. Cable Diagnostic Amplitude Results Register 5 (CDARR5), address 0x0189
BIT NAME
15 RESERVED
14:8 TPRD Peak
Amplitude 5
7 RESERVED
6:0 TPRD Peak
Amplitude 4
DEFAULT
0,RO
<000
0000>,RO
0,RO
<000
0000>,RO
FUNCTION
RESERVED: Writes ignored, read as 0.
Amplitude of the Fifth peak discovered by the TDR mechanism on Receive Channel (TPRD).
The value of these bits is translated into type of cable fault and-or interference.
This amplitude value refers to peak location stored in bits [15:8] in register CDLRR4 (0x184)
RESERVED: Writes ignored, read as 0.
Amplitude of the Fourth peak discovered by the TDR mechanism on Receive Channel
(TPRD). The value of these bits is translated into type of cable fault and-or interference.
This amplitude value refers to peak location stored in bits [7:0] in register CDLRR4 (0x184)
8.20.13 Cable Diagnostic General Results Register (CDGRR)
This register provides general measurement results after the execution of the TDR. The Cable Diagnostic
software should post process this result together with other Peaks’ location and amplitude results.
Table 8-50. Cable Diagnostic General Results Register (CDGRR), address 0x018A
BIT NAME
DEFAULT FUNCTION
15 TPTD Peak Polarity 5 0,RO
Polarity of the Fifth peak discovered by the TDR mechanism on Transmit Channel (TPTD)
14 TPTD Peak Polarity 4 0,RO
Polarity of the Fourth peak discovered by the TDR mechanism on Transmit Channel
(TPTD)
13 TPTD Peak Polarity 3 0,RO
Polarity of the Third peak discovered by the TDR mechanism on Transmit Channel (TPTD)
12 TPTD Peak Polarity 2 0,RO
Polarity of the Second peak discovered by the TDR mechanism on Transmit Channel
(TPTD)
11 TPTD Peak Polarity 1 0,RO
Polarity of the First peak discovered by the TDR mechanism on Transmit Channel (TPTD)
10 TPRD Peak Polarity 5 0,RO
Polarity of the Fifth peak discovered by the TDR mechanism on Receive Channel (TPRD)
9 TPRD Peak Polarity 4 0,RO
Polarity of the Fourth peak discovered by the TDR mechanism on Receive Channel
(TPRD)
8 TPRD Peak Polarity 3 0,RO
Polarity of the Third peak discovered by the TDR mechanism on Receive Channel (TPRD)
7 TPRD Peak Polarity 2 0,RO
Polarity of the Second peak discovered by the TDR mechanism on Receive Channel
(TPRD)
6 TPRD Peak Polarity 1 0,RO
Polarity of the First peak discovered by the TDR mechanism on Receive Channel (TPRD)
5 Cross Detect on TPTD 0,RO
Cross Reflection were detected on TPTD. Indicate on Short between TPTD and TPRD
4 Cross Detect on TPRD 0,RO
Cross Reflection were detected on TPRD. Indicate on Short between TPTD and TPRD
72
Register Block
Copyright © 2012–2013, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TLK105 TLK106