TLK105 Datasheet, PDF (47/99 Pages) Texas Instruments – Industrial Temp, Single Port 10/100Mbs Ethernet Physical Layer Transceiver

TLK105
TLK106
www.ti.com
SLLSEB8A – AUGUST 2012 – REVISED MARCH 2013
8.1.5 Auto-Negotiation Advertisement Register (ANAR)
This register contains the advertised abilities of this device as they are transmitted to its link partner during
Auto-Negotiation.
Table 8-8. Auto Negotiation Advertisement Register (ANAR), address 0x0004
BIT BIT NAME
15 NP
14 RESERVED
13 RF
12 RESERVED
11 ASM_DIR
10 PAUSE
9 100B-T4
8 100B-TX_FD
7 100B-TX
6 10B-T_FD
5 10B-T
4:0 Selector
DEFAULT
DESCRIPTION
0, RW
Next Page Indication:
0 = Next Page Transfer not desired
1 = Next Page Transfer desired
0, RO/P RESERVED by IEEE: Writes ignored, Read as 0
0, RW
Remote Fault:
1 = Advertises that this device has detected a Remote Fault
0 = No Remote Fault detected
0, RW
RESERVED for Future IEEE use: Write as 0, Read as 0
0, RW
Asymmetric PAUSE Support for Full Duplex Links: The ASM_DIR bit indicates that asymmetric
PAUSE is supported.
1 = Asymmetric PAUSE implemented. Advertise that the DTE/MAC has implemented both the
optional MAC control sublayer and the pause function as specified in clause 31 and annex 31B
of IEEE802.3u.
0 = Asymmetric PAUSE not implemented
Encoding and resolution of PAUSE bits is defined in IEEE 802.3 Annex 28B, Tables 28B-2 and 28B-
3, respectively. Pause resolution status is reported in PHYCR[13:12].
0, RW
PAUSE Support for Full Duplex Links: The PAUSE bit indicates that the device is capable of
providing the symmetric PAUSE functions as defined in Annex 31B.
1 = MAC PAUSE implemented. Advertise that the DTE (MAC) has implemented both the optional
MAC control sub-layer and the pause function as specified in clause 31 and annex 31B of
802.3u.
0 = MAC PAUSE not implemented
Encoding and resolution of PAUSE bits is defined in IEEE 802.3 Annex 28B, Tables 28B-2 and 28B-
3, respectively. Pause resolution status is reported in PHYCR[13:12].
0, RO/P 100Base-T4 Support:
1 = 100Base-T4 is supported by the local device
0 = 100Base-T4 not supported
1, RW
100Base-TX Full Duplex Support:
1 = 100Base-TX Full Duplex is supported by the local device
0 = 100Base-TX Full Duplex not supported
1, RW
100Base-TX Support:
1 = 100Base-TX is supported by the local device
0 = 100Base-TX not supported
1, RW
10Base-T Full Duplex Support:
1 = 10Base-T Full Duplex is supported by the local device
0 = 10Base-T Full Duplex not supported
1, RW
10Base-T Support:
1 = 10Base-T is supported by the local device
0 = 10Base-T not supported
<00001>, RW Protocol Selection Bits:
These bits contain the binary encoded protocol selector supported by this port. <00001> indicates that
this device supports IEEE 802.3u.
Copyright © 2012–2013, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TLK105 TLK106
Register Block
47