English
Language : 

TLK105 Datasheet, PDF (46/99 Pages) Texas Instruments – Industrial Temp, Single Port 10/100Mbs Ethernet Physical Layer Transceiver
TLK105
TLK106
SLLSEB8A – AUGUST 2012 – REVISED MARCH 2013
www.ti.com
8.1.3 PHY Identifier Register 1 (PHYIDR1)
The PHY Identifier Registers 1 and 2 together form a unique identifier for the TLK10x. The identifier
consists of a concatenation of the Organizationally Unique Identifier (OUI), the vendor's model number
and the model revision number. A PHY may return a value of zero in each of the 32 bits of the PHY
Identifier if desired. The PHY Identifier is intended to support network management. The Texas
Instruments IEEE-assigned OUI is 080028h, implemented as Reg 0x2 [15:0] = OUI[21:6] = 2000(h) and
Reg 0x3 [15:10] = OUI[5:0] = A(h).
BIT BIT NAME
15:0 OUI_MSB
Table 8-6. PHY Identifier Register 1 (PHYIDR1), address 0x0002
DEFAULT
<0010 0000 0000
0000>,
RO/P
DESCRIPTION
OUI[21:6] = 2000(h): The most significant two bits of the OUI are ignored (the IEEE
standard refers to these as bits 1 and 2).
8.1.4 PHY Identifier Register 2 (PHYIDR2)
Table 8-7. PHY Identifier Register 2 (PHYIDR2), address 0x0003
BIT BIT NAME
15:10 OUI_LSB
9:4 VNDR_MDL
3:0 MDL_REV
DEFAULT
<101000>,
RO/P
<100001>,
RO/P
<0001>, RO/P
OUI[5:0] = 28(h)
DESCRIPTION
Vendor Model Number:
The six bits of vendor model number are mapped from bits 9 to 4 (most significant bit to bit 9).
Model Revision Number:
Four bits of the vendor model revision number are mapped from bits 3 to 0 (most significant bit to
bit 3). This field is incremented for all major device changes.
46
Register Block
Copyright © 2012–2013, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TLK105 TLK106