TLK100_11 Datasheet, PDF (67/88 Pages) Texas Instruments – Industrial Temp, Single Port 10/100 Mb/s Ethernet Physical Layer Transceiver

TLK100
www.ti.com
SLLS931B – AUGUST 2009 – REVISED DECEMBER 2009
8.5.24 DSA Output Control (DSAOCR)
This register configures which DSA outputs are selected to the 16 bit RAM available bits. The files
configure the MSB location of the DSA engine.
Table 8-53. DSA Output Control (DSAOCR), address 0x0C2A
BIT
NAME
15:12 cfg_dsa_output_msb
11:0 Reserved
DEFAULT
0x0,RW
0x003,RO
FUNCTION
DSA output MSB select. Select which bits of the DSA output are saved in the
RAM
Reserved
8.5.25 RAM Control 1 (RAMCR1)
This register enables the RAM in order to read the DSA results.
BIT
NAME
15 cpu_ram_en
14:0 Reserved
Table 8-54. RAM Control 1 (RAMCR1), address 0x0D00
DEFAULT
0x0,RW
0x0,RO
FUNCTION
1 = Enable CPU access to RAM
0 = Disable CPU access to RAM
Reserved
8.5.26 RAM Control 2 (RAMCR2)
This register enables resetting the RAM memory and address prior to starting the DSA test
Table 8-55. RAM Control 2 (RAMCR2), address 0x0D01
BIT
NAME
15 man_cable_diag_restart
14 man_cable_diag_reset
13 reset_ram_addr_indx
12:0 Reserved
DEFAULT
0x0,RW
0x0,RW
0x0,RW
0x0,RO
FUNCTION
1= Restart cable diagnostics block manual
0 = Do not restart cable diagnostics block manual
1= Soft reset of cable diagnostics block manual
0 = Do not reset cable diagnostics block manual
1= Reset RAM address index
0 = Do not reset RAM address index
Reserved
8.5.27 RAM Data Out (RAMDR)
This register is the DSA output result register.
BIT
NAME
15:0 RAM Data Out
Table 8-56. RAM Data Out (RAMDR), address 0x0D04
DEFAULT
0x0,RW
RAM data out
FUNCTION
8.5.28 CD Pre Test Configuration Control 1 (CDPTC1R)
This register enables cable diagnostic pre test configuration.
Table 8-57. CD Pre Test Configuration Control 1 (CDPTC1R), address 0x0107
BIT
NAME
15:9 Reserved
8
cd_pre_test_cfg_en
7:0 Reserved
DEFAULT
0x0,RO
0,RW
0,RO
FUNCTION
Reserved
1 = Enable Cable diagnostic pre test configuration
0 = Disable Cable diagnostic pre test configuration
Reserved
Copyright © 2009, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TLK100
Register Block
67